Home
last modified time | relevance | path

Searched hist:f6a09bace0bb9587985b48ed652f2b292f8de0de (Results 1 – 2 of 2) sorted by relevance

/linux/arch/arc/boot/dts/
H A Daxc003_idu.dtsidiff f6a09bace0bb9587985b48ed652f2b292f8de0de Mon Aug 14 18:12:11 CEST 2017 Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> ARC: [plat-axs103] use clk driver #2: Add core pll node to DT to manage cpu clk

Add core pll node (core_clk) to manage cpu frequency.
core_clk represents pll itself.
input_clk represents clock signal source (basically xtal) which
comes to pll input.

Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
H A Daxc003.dtsidiff f6a09bace0bb9587985b48ed652f2b292f8de0de Mon Aug 14 18:12:11 CEST 2017 Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> ARC: [plat-axs103] use clk driver #2: Add core pll node to DT to manage cpu clk

Add core pll node (core_clk) to manage cpu frequency.
core_clk represents pll itself.
input_clk represents clock signal source (basically xtal) which
comes to pll input.

Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Signed-off-by: Vineet Gupta <vgupta@synopsys.com>