Searched hist:dd4645ebb7d100bb04ba38ec58b499cbe95322fa (Results 1 – 4 of 4) sorted by relevance
/linux/drivers/dma/ioat/ |
H A D | hw.h | diff dd4645ebb7d100bb04ba38ec58b499cbe95322fa Wed Feb 10 23:00:32 CET 2016 Dave Jiang <dave.jiang@intel.com> dmaengine: IOATDMA: Allocate DMA descriptor ring in contig DMA memory
Future IOATDMA hardware will take advantage of descriptors residing in contiguous memory. Setting the descriptor ring in max config DMA memory of 2MB. Each channel will need 2 of these chunks. This should provide 64k of 64B descriptors.
Signed-off-by: Dave Jiang <dave.jiang@intel.com> Signed-off-by: Vinod Koul <vinod.koul@intel.com>
|
H A D | dma.h | diff dd4645ebb7d100bb04ba38ec58b499cbe95322fa Wed Feb 10 23:00:32 CET 2016 Dave Jiang <dave.jiang@intel.com> dmaengine: IOATDMA: Allocate DMA descriptor ring in contig DMA memory
Future IOATDMA hardware will take advantage of descriptors residing in contiguous memory. Setting the descriptor ring in max config DMA memory of 2MB. Each channel will need 2 of these chunks. This should provide 64k of 64B descriptors.
Signed-off-by: Dave Jiang <dave.jiang@intel.com> Signed-off-by: Vinod Koul <vinod.koul@intel.com>
|
H A D | init.c | diff dd4645ebb7d100bb04ba38ec58b499cbe95322fa Wed Feb 10 23:00:32 CET 2016 Dave Jiang <dave.jiang@intel.com> dmaengine: IOATDMA: Allocate DMA descriptor ring in contig DMA memory
Future IOATDMA hardware will take advantage of descriptors residing in contiguous memory. Setting the descriptor ring in max config DMA memory of 2MB. Each channel will need 2 of these chunks. This should provide 64k of 64B descriptors.
Signed-off-by: Dave Jiang <dave.jiang@intel.com> Signed-off-by: Vinod Koul <vinod.koul@intel.com>
|
H A D | dma.c | diff dd4645ebb7d100bb04ba38ec58b499cbe95322fa Wed Feb 10 23:00:32 CET 2016 Dave Jiang <dave.jiang@intel.com> dmaengine: IOATDMA: Allocate DMA descriptor ring in contig DMA memory
Future IOATDMA hardware will take advantage of descriptors residing in contiguous memory. Setting the descriptor ring in max config DMA memory of 2MB. Each channel will need 2 of these chunks. This should provide 64k of 64B descriptors.
Signed-off-by: Dave Jiang <dave.jiang@intel.com> Signed-off-by: Vinod Koul <vinod.koul@intel.com>
|