Home
last modified time | relevance | path

Searched hist:cafeb002cf2cd8b0f8796b59130f9c1b91da4fcf (Results 1 – 1 of 1) sorted by relevance

/linux/drivers/clk/ti/
H A Dfapll.cdiff cafeb002cf2cd8b0f8796b59130f9c1b91da4fcf Tue Mar 17 02:04:20 CET 2015 Tony Lindgren <tony@atomide.com> clk: ti: Implement FAPLL set_rate for the synthesizer

We can pretty much get any rate out of the FAPLL because of the fractional
divider. Let's first try just adjusting the post divider, and if that is
not enough, then reprogram both the fractional divider and the post divider.

Let's also add a define for the fixed SYNTH_PHASE_K instead of using 8.

Cc: Brian Hutchinson <b.hutchman@gmail.com>
Cc: Matthijs van Duin <matthijsvanduin@gmail.com>
Cc: Tero Kristo <t-kristo@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
Signed-off-by: Tero Kristo <t-kristo@ti.com>