Searched hist:c338d59d12dc93c3287160acd7e726b56dc94f43 (Results 1 – 1 of 1) sorted by relevance
| /linux/arch/mips/ath79/ |
| H A D | clock.c | diff c338d59d12dc93c3287160acd7e726b56dc94f43 Thu Mar 17 04:34:09 CET 2016 Weijie Gao <hackpascal@gmail.com> MIPS: ath79: Fix the ar724x clock calculation
According to the AR7242 datasheet section 2.8, AR724X CPUs use a 40MHz
input clock as the REF_CLK instead of 5MHz.
The correct CPU PLL calculation procedure is as follows:
CPU_PLL = (FB * REF_CLK) / REF_DIV / 2.
This patch is compatible with the current calculation procedure with
default FB and REF_DIV values.
Tested on AR7240, AR7241 and AR7242.
Signed-off-by: Weijie Gao <hackpascal@gmail.com>
Signed-off-by: Alban Bedel <albeu@free.fr> (Fixed the commit log message)
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/12870/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|