Searched hist:"9 c7fa014ca320b0eb95062922a73563aa9734cd0" (Results 1 – 1 of 1) sorted by relevance
| /linux/drivers/media/platform/renesas/rzg2l-cru/ |
| H A D | rzg2l-ip.c | diff 9c7fa014ca320b0eb95062922a73563aa9734cd0 Tue Feb 13 19:12:30 CET 2024 Biju Das <biju.das.jz@bp.renesas.com> media: platform: rzg2l-cru: rzg2l-ip: Add delay after D-PHY reset
As per section 35.3.1 Starting Reception for the MIPI CSI-2 Input on the
latest hardware manual (R01UH0914EJ0140 Rev.1.40) it is mentioned that
after DPHY reset, we need to wait for 1 msec or more before start
receiving data from the sensor. So add a delay after pre_streamon().
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Link: https://lore.kernel.org/r/20240213181233.242316-3-biju.das.jz@bp.renesas.com
Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl>
|