Searched hist:"9 b9d8632f51f3609dfdfe8efc3c1e4e773c6c385" (Results 1 – 4 of 4) sorted by relevance
| /linux/drivers/memory/tegra/ |
| H A D | tegra210-emc.h | diff 9b9d8632f51f3609dfdfe8efc3c1e4e773c6c385 Wed May 29 10:21:37 CEST 2019 Joseph Lo <josephl@nvidia.com> memory: tegra: Add EMC scaling sequence code for Tegra210
This patch includes the sequence for clock tuning and the dynamic
training mechanism for the clock above 800MHz.
And historically there have been different sequences to change the EMC
clock. The sequence to be used is specified in the EMC table.
However, for the currently supported upstreaming platform, only the most
recent sequence is used. So only support that in this patch.
Based on the work of Peter De Schrijver <pdeschrijver@nvidia.com>.
Signed-off-by: Joseph Lo <josephl@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
|
| H A D | tegra210-emc-cc-r21021.c | 9b9d8632f51f3609dfdfe8efc3c1e4e773c6c385 Wed May 29 10:21:37 CEST 2019 Joseph Lo <josephl@nvidia.com> memory: tegra: Add EMC scaling sequence code for Tegra210
This patch includes the sequence for clock tuning and the dynamic
training mechanism for the clock above 800MHz.
And historically there have been different sequences to change the EMC
clock. The sequence to be used is specified in the EMC table.
However, for the currently supported upstreaming platform, only the most
recent sequence is used. So only support that in this patch.
Based on the work of Peter De Schrijver <pdeschrijver@nvidia.com>.
Signed-off-by: Joseph Lo <josephl@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
|
| H A D | tegra210-emc-core.c | diff 9b9d8632f51f3609dfdfe8efc3c1e4e773c6c385 Wed May 29 10:21:37 CEST 2019 Joseph Lo <josephl@nvidia.com> memory: tegra: Add EMC scaling sequence code for Tegra210
This patch includes the sequence for clock tuning and the dynamic
training mechanism for the clock above 800MHz.
And historically there have been different sequences to change the EMC
clock. The sequence to be used is specified in the EMC table.
However, for the currently supported upstreaming platform, only the most
recent sequence is used. So only support that in this patch.
Based on the work of Peter De Schrijver <pdeschrijver@nvidia.com>.
Signed-off-by: Joseph Lo <josephl@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
|
| H A D | Makefile | diff 9b9d8632f51f3609dfdfe8efc3c1e4e773c6c385 Wed May 29 10:21:37 CEST 2019 Joseph Lo <josephl@nvidia.com> memory: tegra: Add EMC scaling sequence code for Tegra210
This patch includes the sequence for clock tuning and the dynamic
training mechanism for the clock above 800MHz.
And historically there have been different sequences to change the EMC
clock. The sequence to be used is specified in the EMC table.
However, for the currently supported upstreaming platform, only the most
recent sequence is used. So only support that in this patch.
Based on the work of Peter De Schrijver <pdeschrijver@nvidia.com>.
Signed-off-by: Joseph Lo <josephl@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
|