Home
last modified time | relevance | path

Searched hist:"93 d46d465f7dfbcf55096821565f04402088b09d" (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/clk/renesas/
H A Drcar-gen4-cpg.hdiff 93d46d465f7dfbcf55096821565f04402088b09d Mon Jul 22 13:50:35 CEST 2024 Geert Uytterhoeven <geert+renesas@glider.be> clk: renesas: rcar-gen4: Remove unused default PLL2/3/4/6 configs

The default PLL2/3/4/6 multiplier and divider configurations are no
longer used after the conversion to fixed or variable fractional PLL
clock types.

Note that the default configurations are still documented in the
comments above the individual rcar_gen4_cpg_pll_config instances.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/d13526a86066992d6afdf9bee7c1a18da72f914f.1721648548.git.geert+renesas@glider.be
H A Dr8a779h0-cpg-mssr.cdiff 93d46d465f7dfbcf55096821565f04402088b09d Mon Jul 22 13:50:35 CEST 2024 Geert Uytterhoeven <geert+renesas@glider.be> clk: renesas: rcar-gen4: Remove unused default PLL2/3/4/6 configs

The default PLL2/3/4/6 multiplier and divider configurations are no
longer used after the conversion to fixed or variable fractional PLL
clock types.

Note that the default configurations are still documented in the
comments above the individual rcar_gen4_cpg_pll_config instances.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/d13526a86066992d6afdf9bee7c1a18da72f914f.1721648548.git.geert+renesas@glider.be
H A Dr8a779f0-cpg-mssr.cdiff 93d46d465f7dfbcf55096821565f04402088b09d Mon Jul 22 13:50:35 CEST 2024 Geert Uytterhoeven <geert+renesas@glider.be> clk: renesas: rcar-gen4: Remove unused default PLL2/3/4/6 configs

The default PLL2/3/4/6 multiplier and divider configurations are no
longer used after the conversion to fixed or variable fractional PLL
clock types.

Note that the default configurations are still documented in the
comments above the individual rcar_gen4_cpg_pll_config instances.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/d13526a86066992d6afdf9bee7c1a18da72f914f.1721648548.git.geert+renesas@glider.be
H A Dr8a779g0-cpg-mssr.cdiff 93d46d465f7dfbcf55096821565f04402088b09d Mon Jul 22 13:50:35 CEST 2024 Geert Uytterhoeven <geert+renesas@glider.be> clk: renesas: rcar-gen4: Remove unused default PLL2/3/4/6 configs

The default PLL2/3/4/6 multiplier and divider configurations are no
longer used after the conversion to fixed or variable fractional PLL
clock types.

Note that the default configurations are still documented in the
comments above the individual rcar_gen4_cpg_pll_config instances.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/d13526a86066992d6afdf9bee7c1a18da72f914f.1721648548.git.geert+renesas@glider.be
H A Dr8a779a0-cpg-mssr.cdiff 93d46d465f7dfbcf55096821565f04402088b09d Mon Jul 22 13:50:35 CEST 2024 Geert Uytterhoeven <geert+renesas@glider.be> clk: renesas: rcar-gen4: Remove unused default PLL2/3/4/6 configs

The default PLL2/3/4/6 multiplier and divider configurations are no
longer used after the conversion to fixed or variable fractional PLL
clock types.

Note that the default configurations are still documented in the
comments above the individual rcar_gen4_cpg_pll_config instances.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/d13526a86066992d6afdf9bee7c1a18da72f914f.1721648548.git.geert+renesas@glider.be