Searched hist:"83 fb5b55cd0cf58038ad2caad02c70fc244d5c80" (Results 1 – 2 of 2) sorted by relevance
| /linux/arch/arm64/boot/dts/apple/ |
| H A D | t600x-common.dtsi | diff 83fb5b55cd0cf58038ad2caad02c70fc244d5c80 Tue Nov 22 23:06:20 CET 2022 Rob Herring <robh@kernel.org> arm64: dts: apple: Add t600x L1/L2 cache properties and nodes
The t600x CPU nodes are missing the cache hierarchy information. The
cache hierarchy on Arm can not be detected and needs to be described in
DT. The OS scheduler can make use of this information for scheduling
decisions.
The cache size information is based on various articles about the
processors. There's also an L3 system level cache (SLC). It's not
described here because SLCs typically have some MMIO interface which
would need to be described.
Signed-off-by: Rob Herring <robh@kernel.org>
Signed-off-by: Hector Martin <marcan@marcan.st>
|
| H A D | t6002.dtsi | diff 83fb5b55cd0cf58038ad2caad02c70fc244d5c80 Tue Nov 22 23:06:20 CET 2022 Rob Herring <robh@kernel.org> arm64: dts: apple: Add t600x L1/L2 cache properties and nodes
The t600x CPU nodes are missing the cache hierarchy information. The
cache hierarchy on Arm can not be detected and needs to be described in
DT. The OS scheduler can make use of this information for scheduling
decisions.
The cache size information is based on various articles about the
processors. There's also an L3 system level cache (SLC). It's not
described here because SLCs typically have some MMIO interface which
would need to be described.
Signed-off-by: Rob Herring <robh@kernel.org>
Signed-off-by: Hector Martin <marcan@marcan.st>
|