Home
last modified time | relevance | path

Searched hist:"773 af77fc479fd454c3f6836f86bf63996545cf4" (Results 1 – 8 of 8) sorted by relevance

/linux/include/uapi/drm/
H A Dtegra_drm.hdiff 773af77fc479fd454c3f6836f86bf63996545cf4 Fri Oct 04 22:34:01 CEST 2013 Thierry Reding <thierry.reding@avionic-design.de> drm/tegra: Add support for tiled buffer objects

The gr2d and gr3d engines work more efficiently on buffers with a tiled
memory layout. Allow created buffers to be marked as tiled so that the
display controller can scan them out properly.

Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: Thierry Reding <treding@nvidia.com>
/linux/drivers/gpu/drm/tegra/
H A Dgem.hdiff 773af77fc479fd454c3f6836f86bf63996545cf4 Fri Oct 04 22:34:01 CEST 2013 Thierry Reding <thierry.reding@avionic-design.de> drm/tegra: Add support for tiled buffer objects

The gr2d and gr3d engines work more efficiently on buffers with a tiled
memory layout. Allow created buffers to be marked as tiled so that the
display controller can scan them out properly.

Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Ddc.hdiff 773af77fc479fd454c3f6836f86bf63996545cf4 Fri Oct 04 22:34:01 CEST 2013 Thierry Reding <thierry.reding@avionic-design.de> drm/tegra: Add support for tiled buffer objects

The gr2d and gr3d engines work more efficiently on buffers with a tiled
memory layout. Allow created buffers to be marked as tiled so that the
display controller can scan them out properly.

Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Dfb.cdiff 773af77fc479fd454c3f6836f86bf63996545cf4 Fri Oct 04 22:34:01 CEST 2013 Thierry Reding <thierry.reding@avionic-design.de> drm/tegra: Add support for tiled buffer objects

The gr2d and gr3d engines work more efficiently on buffers with a tiled
memory layout. Allow created buffers to be marked as tiled so that the
display controller can scan them out properly.

Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Dgem.cdiff 773af77fc479fd454c3f6836f86bf63996545cf4 Fri Oct 04 22:34:01 CEST 2013 Thierry Reding <thierry.reding@avionic-design.de> drm/tegra: Add support for tiled buffer objects

The gr2d and gr3d engines work more efficiently on buffers with a tiled
memory layout. Allow created buffers to be marked as tiled so that the
display controller can scan them out properly.

Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Ddrm.hdiff 773af77fc479fd454c3f6836f86bf63996545cf4 Fri Oct 04 22:34:01 CEST 2013 Thierry Reding <thierry.reding@avionic-design.de> drm/tegra: Add support for tiled buffer objects

The gr2d and gr3d engines work more efficiently on buffers with a tiled
memory layout. Allow created buffers to be marked as tiled so that the
display controller can scan them out properly.

Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Ddc.cdiff 773af77fc479fd454c3f6836f86bf63996545cf4 Fri Oct 04 22:34:01 CEST 2013 Thierry Reding <thierry.reding@avionic-design.de> drm/tegra: Add support for tiled buffer objects

The gr2d and gr3d engines work more efficiently on buffers with a tiled
memory layout. Allow created buffers to be marked as tiled so that the
display controller can scan them out properly.

Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Ddrm.cdiff 773af77fc479fd454c3f6836f86bf63996545cf4 Fri Oct 04 22:34:01 CEST 2013 Thierry Reding <thierry.reding@avionic-design.de> drm/tegra: Add support for tiled buffer objects

The gr2d and gr3d engines work more efficiently on buffers with a tiled
memory layout. Allow created buffers to be marked as tiled so that the
display controller can scan them out properly.

Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: Thierry Reding <treding@nvidia.com>