Searched hist:"701016 c0cba594d5dbd26652ed1e52b0fe2926fd" (Results 1 – 4 of 4) sorted by relevance
/linux/Documentation/devicetree/bindings/pinctrl/ |
H A D | pinctrl-st.txt | 701016c0cba594d5dbd26652ed1e52b0fe2926fd Thu Jun 20 16:05:38 CEST 2013 Srinivas KANDAGATLA <srinivas.kandagatla@st.com> pinctrl: st: Add pinctrl and pinconf support.
This patch add pinctrl support to ST SoCs.
About hardware: ST Set-Top-Box parts have two blocks called PIO and PIO-mux which handle pin configurations.
Each multi-function pin is controlled, driven and routed through the PIO multiplexing block. Each pin supports GPIO functionality (ALT0) and multiple alternate functions(ALT1 - ALTx) that directly connect the pin to different hardware blocks. When a pin is in GPIO mode, Output Enable (OE), Open Drain(OD), and Pull Up (PU) are driven by the related PIO block. Otherwise the PIO multiplexing block configures these parameters and retiming the signal.
About driver: This pinctrl driver manages both PIO and PIO-mux block using pinctrl, pinconf, pinmux, gpio subsystems. All the pinctrl related config information can only come from device trees.
Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@st.com> Acked-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Mark Brown <broonie@linaro.org>
|
/linux/drivers/pinctrl/ |
H A D | pinctrl-st.c | 701016c0cba594d5dbd26652ed1e52b0fe2926fd Thu Jun 20 16:05:38 CEST 2013 Srinivas KANDAGATLA <srinivas.kandagatla@st.com> pinctrl: st: Add pinctrl and pinconf support.
This patch add pinctrl support to ST SoCs.
About hardware: ST Set-Top-Box parts have two blocks called PIO and PIO-mux which handle pin configurations.
Each multi-function pin is controlled, driven and routed through the PIO multiplexing block. Each pin supports GPIO functionality (ALT0) and multiple alternate functions(ALT1 - ALTx) that directly connect the pin to different hardware blocks. When a pin is in GPIO mode, Output Enable (OE), Open Drain(OD), and Pull Up (PU) are driven by the related PIO block. Otherwise the PIO multiplexing block configures these parameters and retiming the signal.
About driver: This pinctrl driver manages both PIO and PIO-mux block using pinctrl, pinconf, pinmux, gpio subsystems. All the pinctrl related config information can only come from device trees.
Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@st.com> Acked-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Mark Brown <broonie@linaro.org>
|
H A D | Makefile | diff 701016c0cba594d5dbd26652ed1e52b0fe2926fd Thu Jun 20 16:05:38 CEST 2013 Srinivas KANDAGATLA <srinivas.kandagatla@st.com> pinctrl: st: Add pinctrl and pinconf support.
This patch add pinctrl support to ST SoCs.
About hardware: ST Set-Top-Box parts have two blocks called PIO and PIO-mux which handle pin configurations.
Each multi-function pin is controlled, driven and routed through the PIO multiplexing block. Each pin supports GPIO functionality (ALT0) and multiple alternate functions(ALT1 - ALTx) that directly connect the pin to different hardware blocks. When a pin is in GPIO mode, Output Enable (OE), Open Drain(OD), and Pull Up (PU) are driven by the related PIO block. Otherwise the PIO multiplexing block configures these parameters and retiming the signal.
About driver: This pinctrl driver manages both PIO and PIO-mux block using pinctrl, pinconf, pinmux, gpio subsystems. All the pinctrl related config information can only come from device trees.
Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@st.com> Acked-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Mark Brown <broonie@linaro.org>
|
H A D | Kconfig | diff 701016c0cba594d5dbd26652ed1e52b0fe2926fd Thu Jun 20 16:05:38 CEST 2013 Srinivas KANDAGATLA <srinivas.kandagatla@st.com> pinctrl: st: Add pinctrl and pinconf support.
This patch add pinctrl support to ST SoCs.
About hardware: ST Set-Top-Box parts have two blocks called PIO and PIO-mux which handle pin configurations.
Each multi-function pin is controlled, driven and routed through the PIO multiplexing block. Each pin supports GPIO functionality (ALT0) and multiple alternate functions(ALT1 - ALTx) that directly connect the pin to different hardware blocks. When a pin is in GPIO mode, Output Enable (OE), Open Drain(OD), and Pull Up (PU) are driven by the related PIO block. Otherwise the PIO multiplexing block configures these parameters and retiming the signal.
About driver: This pinctrl driver manages both PIO and PIO-mux block using pinctrl, pinconf, pinmux, gpio subsystems. All the pinctrl related config information can only come from device trees.
Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@st.com> Acked-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Mark Brown <broonie@linaro.org>
|