Searched hist:"4 ebd92d2e228ceb33bafa273fd9cb2b16615cdd4" (Results 1 – 1 of 1) sorted by relevance
| /linux/drivers/clk/zynqmp/ |
| H A D | divider.c | diff 4ebd92d2e228ceb33bafa273fd9cb2b16615cdd4 Thu Dec 05 07:35:58 CET 2019 Rajan Vaja <rajan.vaja@xilinx.com> clk: zynqmp: Fix divider calculation
zynqmp_clk_divider_round_rate() returns actual divider value
after calculating from parent rate and desired rate, even though
that rate is not supported by single divider of hardware. It is
also possible that such divisor value can be achieved through 2
different dividers. As, Linux tries to set such divisor value(out
of range) in single divider set divider is getting failed.
Fix the same by computing best possible combination of two
divisors which provides more accurate clock rate.
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Tejas Patel <tejas.patel@xilinx.com>
Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com>
Link: https://lkml.kernel.org/r/1575527759-26452-6-git-send-email-rajan.vaja@xilinx.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
|