Searched hist:"429 d939c194b2e81e4a669671efc8c0c2fb9887e" (Results 1 – 1 of 1) sorted by relevance
| /linux/drivers/mmc/host/ |
| H A D | sdhci-of-esdhc.c | diff 429d939c194b2e81e4a669671efc8c0c2fb9887e Fri Jan 17 07:38:58 CET 2020 Yangbo Lu <yangbo.lu@nxp.com> mmc: sdhci-of-esdhc: fix transfer mode register reading
The standard SD controller uses two 16-bit registers for
command sending.
0xC: Transfer Mode Register
0xE: Command Register
But the eSDHC controller uses one 32-bit register instead.
0xC: XFERTYPE
For Transfer Mode Register and Command Register writing,
the eSDHC driver will store Transfer Mode Register value in
a variable first. When Command Register writing happens,
driver will directly write a 32-bit value into XFERTYPE
register.
But for Transfer Mode Register reading, driver just returns
a actual value. This may cause issue for some read-modify-write
operations. We should make both reading and write on that variable
for Transfer Mode Register.
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Link: https://lore.kernel.org/r/20200117063858.37296-1-yangbo.lu@nxp.com
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
|