Home
last modified time | relevance | path

Searched hist:"3706 b43629f5b9fd4efce192da40ffa9412e75ee" (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/clk/tegra/
H A Dclk-tegra124.cdiff 3706b43629f5b9fd4efce192da40ffa9412e75ee Thu Jun 18 23:28:23 CEST 2015 Rhyland Klein <rklein@nvidia.com> clk: tegra: pll: Don't unconditionally set LOCK flags

SoC specific drivers should define the appropriate flags for each
PLL rather than relying on the registration functions to automatically
set flags on their behalf. This will properly allow for changes between
SoC generations where flags might be different and allow sharing the
same logic functions.

Reviewed-by: Benson Leung <bleung@chromium.org>
Signed-off-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Dclk-tegra114.cdiff 3706b43629f5b9fd4efce192da40ffa9412e75ee Thu Jun 18 23:28:23 CEST 2015 Rhyland Klein <rklein@nvidia.com> clk: tegra: pll: Don't unconditionally set LOCK flags

SoC specific drivers should define the appropriate flags for each
PLL rather than relying on the registration functions to automatically
set flags on their behalf. This will properly allow for changes between
SoC generations where flags might be different and allow sharing the
same logic functions.

Reviewed-by: Benson Leung <bleung@chromium.org>
Signed-off-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Dclk-pll.cdiff 3706b43629f5b9fd4efce192da40ffa9412e75ee Thu Jun 18 23:28:23 CEST 2015 Rhyland Klein <rklein@nvidia.com> clk: tegra: pll: Don't unconditionally set LOCK flags

SoC specific drivers should define the appropriate flags for each
PLL rather than relying on the registration functions to automatically
set flags on their behalf. This will properly allow for changes between
SoC generations where flags might be different and allow sharing the
same logic functions.

Reviewed-by: Benson Leung <bleung@chromium.org>
Signed-off-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Dclk-tegra20.cdiff 3706b43629f5b9fd4efce192da40ffa9412e75ee Thu Jun 18 23:28:23 CEST 2015 Rhyland Klein <rklein@nvidia.com> clk: tegra: pll: Don't unconditionally set LOCK flags

SoC specific drivers should define the appropriate flags for each
PLL rather than relying on the registration functions to automatically
set flags on their behalf. This will properly allow for changes between
SoC generations where flags might be different and allow sharing the
same logic functions.

Reviewed-by: Benson Leung <bleung@chromium.org>
Signed-off-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Dclk-tegra30.cdiff 3706b43629f5b9fd4efce192da40ffa9412e75ee Thu Jun 18 23:28:23 CEST 2015 Rhyland Klein <rklein@nvidia.com> clk: tegra: pll: Don't unconditionally set LOCK flags

SoC specific drivers should define the appropriate flags for each
PLL rather than relying on the registration functions to automatically
set flags on their behalf. This will properly allow for changes between
SoC generations where flags might be different and allow sharing the
same logic functions.

Reviewed-by: Benson Leung <bleung@chromium.org>
Signed-off-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>