Searched hist:"1 fe15be1fb613534ecbac5f8c3f8744f757d237d" (Results 1 – 1 of 1) sorted by relevance
| /linux/drivers/clk/zynqmp/ |
| H A D | divider.c | diff 1fe15be1fb613534ecbac5f8c3f8744f757d237d Wed Nov 29 12:29:16 CET 2023 Jay Buddhabhatti <jay.buddhabhatti@amd.com> drivers: clk: zynqmp: update divider round rate logic
Currently zynqmp divider round rate is considering single parent and
calculating rate and parent rate accordingly. But if divider clock flag
is set to SET_RATE_PARENT then its not trying to traverse through all
parent rate and not selecting best parent rate from that. So use common
divider_round_rate() which is traversing through all clock parents and
its rate and calculating proper parent rate.
Fixes: 3fde0e16d016 ("drivers: clk: Add ZynqMP clock driver")
Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@amd.com>
Link: https://lore.kernel.org/r/20231129112916.23125-3-jay.buddhabhatti@amd.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
|