Searched hist:"1 c506c9c104cf01d01a9633ad2e76f15f938c54c" (Results 1 – 1 of 1) sorted by relevance
| /linux/arch/mips/kvm/ |
| H A D | tlb.c | diff 1c506c9c104cf01d01a9633ad2e76f15f938c54c Tue Mar 14 11:25:46 CET 2017 James Hogan <james.hogan@imgtec.com> KVM: MIPS/TLB: Handle virtually tagged icaches
When TLB entries are invalidated in the presence of a virtually tagged
icache, such as that found on Octeon CPUs, flush the icache so that we
don't get a reserved instruction exception even though the TLB mapping
is removed.
Signed-off-by: James Hogan <james.hogan@imgtec.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>
Cc: "Radim Krčmář" <rkrcmar@redhat.com>
Cc: Ralf Baechle <ralf@linux-mips.org>
Cc: David Daney <david.daney@cavium.com>
Cc: Andreas Herrmann <andreas.herrmann@caviumnetworks.com>
Cc: linux-mips@linux-mips.org
Cc: kvm@vger.kernel.org
|