Searched hist:"0 c694de12b54fa96b9555e07603f567906ce21c8" (Results 1 – 5 of 5) sorted by relevance
| /linux/arch/mips/alchemy/common/ |
| H A D | power.c | diff 0c694de12b54fa96b9555e07603f567906ce21c8 Sun Dec 21 09:26:23 CET 2008 Manuel Lauss <mano@roarinelk.homelinux.net> MIPS: Alchemy: RTC counter clocksource / clockevent support.
Add support for the 32 kHz counter1 (RTC) as clocksource / clockevent
device. As a nice side effect, this also enables use of the 'wait'
instruction for runtime idle power savings.
If the counters aren't enabled/working properly, fall back on the
cp0 counter clock code.
Signed-off-by: Manuel Lauss <mano@roarinelk.homelinux.net>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
| H A D | setup.c | diff 0c694de12b54fa96b9555e07603f567906ce21c8 Sun Dec 21 09:26:23 CET 2008 Manuel Lauss <mano@roarinelk.homelinux.net> MIPS: Alchemy: RTC counter clocksource / clockevent support.
Add support for the 32 kHz counter1 (RTC) as clocksource / clockevent
device. As a nice side effect, this also enables use of the 'wait'
instruction for runtime idle power savings.
If the counters aren't enabled/working properly, fall back on the
cp0 counter clock code.
Signed-off-by: Manuel Lauss <mano@roarinelk.homelinux.net>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
| H A D | time.c | diff 0c694de12b54fa96b9555e07603f567906ce21c8 Sun Dec 21 09:26:23 CET 2008 Manuel Lauss <mano@roarinelk.homelinux.net> MIPS: Alchemy: RTC counter clocksource / clockevent support.
Add support for the 32 kHz counter1 (RTC) as clocksource / clockevent
device. As a nice side effect, this also enables use of the 'wait'
instruction for runtime idle power savings.
If the counters aren't enabled/working properly, fall back on the
cp0 counter clock code.
Signed-off-by: Manuel Lauss <mano@roarinelk.homelinux.net>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
| /linux/arch/mips/alchemy/ |
| H A D | Kconfig | diff 0c694de12b54fa96b9555e07603f567906ce21c8 Sun Dec 21 09:26:23 CET 2008 Manuel Lauss <mano@roarinelk.homelinux.net> MIPS: Alchemy: RTC counter clocksource / clockevent support.
Add support for the 32 kHz counter1 (RTC) as clocksource / clockevent
device. As a nice side effect, this also enables use of the 'wait'
instruction for runtime idle power savings.
If the counters aren't enabled/working properly, fall back on the
cp0 counter clock code.
Signed-off-by: Manuel Lauss <mano@roarinelk.homelinux.net>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
| /linux/arch/mips/kernel/ |
| H A D | cpu-probe.c | diff 0c694de12b54fa96b9555e07603f567906ce21c8 Sun Dec 21 09:26:23 CET 2008 Manuel Lauss <mano@roarinelk.homelinux.net> MIPS: Alchemy: RTC counter clocksource / clockevent support.
Add support for the 32 kHz counter1 (RTC) as clocksource / clockevent
device. As a nice side effect, this also enables use of the 'wait'
instruction for runtime idle power savings.
If the counters aren't enabled/working properly, fall back on the
cp0 counter clock code.
Signed-off-by: Manuel Lauss <mano@roarinelk.homelinux.net>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|