Home
last modified time | relevance | path

Searched full:xclk (Results 1 – 25 of 93) sorted by relevance

1234

/linux/drivers/media/platform/ti/omap3isp/
H A Disp.c154 * XCLK
159 static void isp_xclk_update(struct isp_xclk *xclk, u32 divider) in isp_xclk_update() argument
161 switch (xclk->id) { in isp_xclk_update()
163 isp_reg_clr_set(xclk->isp, OMAP3_ISP_IOMEM_MAIN, ISP_TCTRL_CTRL, in isp_xclk_update()
168 isp_reg_clr_set(xclk->isp, OMAP3_ISP_IOMEM_MAIN, ISP_TCTRL_CTRL, in isp_xclk_update()
177 struct isp_xclk *xclk = to_isp_xclk(hw); in isp_xclk_prepare() local
179 omap3isp_get(xclk->isp); in isp_xclk_prepare()
186 struct isp_xclk *xclk = to_isp_xclk(hw); in isp_xclk_unprepare() local
188 omap3isp_put(xclk->isp); in isp_xclk_unprepare()
193 struct isp_xclk *xclk = to_isp_xclk(hw); in isp_xclk_enable() local
[all …]
/linux/drivers/media/usb/em28xx/
H A Dem28xx-camera.c323 * need to use a lower xclk frequency. in em28xx_init_camera()
324 * Yet, it would be possible to adjust xclk depending on the in em28xx_init_camera()
328 dev->board.xclk = EM28XX_XCLK_FREQUENCY_4_3MHZ; in em28xx_init_camera()
329 em28xx_write_reg(dev, EM28XX_R0F_XCLK, dev->board.xclk); in em28xx_init_camera()
355 dev->board.xclk = EM28XX_XCLK_FREQUENCY_48MHZ; in em28xx_init_camera()
356 em28xx_write_reg(dev, EM28XX_R0F_XCLK, dev->board.xclk); in em28xx_init_camera()
380 * - adjust bridge xclk in em28xx_init_camera()
398 dev->board.xclk = EM28XX_XCLK_FREQUENCY_24MHZ; in em28xx_init_camera()
399 em28xx_write_reg(dev, EM28XX_R0F_XCLK, dev->board.xclk); in em28xx_init_camera()
H A Dem28xx-input.c389 /* Adjust xclk based on IR table for RC5/NEC tables */ in em2860_ir_change_protocol()
391 dev->board.xclk |= EM28XX_XCLK_IR_RC5_MODE; in em2860_ir_change_protocol()
395 dev->board.xclk &= ~EM28XX_XCLK_IR_RC5_MODE; in em2860_ir_change_protocol()
404 em28xx_write_reg_bits(dev, EM28XX_R0F_XCLK, dev->board.xclk, in em2860_ir_change_protocol()
418 /* Adjust xclk and set type based on IR table for RC5/NEC/RC6 tables */ in em2874_ir_change_protocol()
420 dev->board.xclk |= EM28XX_XCLK_IR_RC5_MODE; in em2874_ir_change_protocol()
424 dev->board.xclk &= ~EM28XX_XCLK_IR_RC5_MODE; in em2874_ir_change_protocol()
429 dev->board.xclk |= EM28XX_XCLK_IR_RC5_MODE; in em2874_ir_change_protocol()
440 em28xx_write_reg_bits(dev, EM28XX_R0F_XCLK, dev->board.xclk, in em2874_ir_change_protocol()
/linux/Documentation/devicetree/bindings/media/i2c/
H A Dovti,ov5640.yaml23 description: XCLK Input Clock
26 const: xclk
100 clock-names = "xclk";
130 clock-names = "xclk";
H A Dov7670.txt9 - clocks: reference to the xclk input clock.
10 - clock-names: should be "xclk".
40 clock-names = "xclk";
H A Dovti,ov7251.yaml25 description: XCLK Input Clock
28 const: xclk
31 description: Frequency of the xclk clock in Hz.
H A Dsony,imx290.yaml48 - const: xclk
51 description: Frequency of the xclk clock in Hz
125 clock-names = "xclk";
H A Dovti,ov5645.yaml20 description: XCLK Input Clock
23 description: Frequency of the xclk clock in Hz.
H A Dsony,imx214.yaml31 description: Reference to the xclk clock.
35 description: Frequency of the xclk clock in Hz.
H A Dst,st-mipid02.yaml35 const: xclk
147 clock-names = "xclk";
/linux/drivers/clk/
H A Dclk-max9485.c78 struct clk *xclk; member
268 drvdata->xclk = devm_clk_get(dev, "xclk"); in max9485_i2c_probe()
269 if (IS_ERR(drvdata->xclk)) in max9485_i2c_probe()
270 return PTR_ERR(drvdata->xclk); in max9485_i2c_probe()
272 xclk_name = __clk_get_name(drvdata->xclk); in max9485_i2c_probe()
/linux/drivers/media/i2c/
H A Dst-mipid02.c95 struct clk *xclk; member
256 ret = clk_prepare_enable(bridge->xclk); in mipid02_set_power_on()
281 clk_disable_unprepare(bridge->xclk); in mipid02_set_power_on()
288 clk_disable_unprepare(bridge->xclk); in mipid02_set_power_off()
824 bridge->xclk = devm_clk_get(dev, "xclk"); in mipid02_probe()
825 if (IS_ERR(bridge->xclk)) { in mipid02_probe()
826 dev_err(dev, "failed to get xclk\n"); in mipid02_probe()
827 return PTR_ERR(bridge->xclk); in mipid02_probe()
830 clk_freq = clk_get_rate(bridge->xclk); in mipid02_probe()
832 dev_err(dev, "xclk freq must be in 6-27 Mhz range. got %d Hz\n", in mipid02_probe()
H A Dimx214.c57 struct clk *xclk; member
464 ret = clk_prepare_enable(imx214->xclk); in imx214_power_on()
485 clk_disable_unprepare(imx214->xclk); in imx214_power_off()
1039 imx214->xclk = devm_clk_get(dev, NULL); in imx214_probe()
1040 if (IS_ERR(imx214->xclk)) { in imx214_probe()
1041 dev_err(dev, "could not get xclk"); in imx214_probe()
1042 return PTR_ERR(imx214->xclk); in imx214_probe()
1045 ret = clk_set_rate(imx214->xclk, IMX214_DEFAULT_CLK_FREQ); in imx214_probe()
1047 dev_err(dev, "could not set xclk frequency\n"); in imx214_probe()
H A Dimx219.c320 struct clk *xclk; /* system clock to IMX219 */ member
970 ret = clk_prepare_enable(imx219->xclk); in imx219_power_on()
996 clk_disable_unprepare(imx219->xclk); in imx219_power_off()
1112 /* Get system clock (xclk) */ in imx219_probe()
1113 imx219->xclk = devm_clk_get(dev, NULL); in imx219_probe()
1114 if (IS_ERR(imx219->xclk)) in imx219_probe()
1115 return dev_err_probe(dev, PTR_ERR(imx219->xclk), in imx219_probe()
1116 "failed to get xclk\n"); in imx219_probe()
1118 imx219->xclk_freq = clk_get_rate(imx219->xclk); in imx219_probe()
1121 "xclk frequency not supported: %d Hz\n", in imx219_probe()
H A Dov7251.c133 struct clk *xclk; member
918 ret = clk_prepare_enable(ov7251->xclk); in ov7251_set_power_on()
938 clk_disable_unprepare(ov7251->xclk); in ov7251_set_power_on()
952 clk_disable_unprepare(ov7251->xclk); in ov7251_set_power_off()
1641 /* get system clock (xclk) */ in ov7251_probe()
1642 ov7251->xclk = devm_clk_get_optional(dev, NULL); in ov7251_probe()
1643 if (IS_ERR(ov7251->xclk)) in ov7251_probe()
1644 return dev_err_probe(dev, PTR_ERR(ov7251->xclk), in ov7251_probe()
1645 "could not get xclk"); in ov7251_probe()
1654 if (ret && !ov7251->xclk) in ov7251_probe()
[all …]
H A Dimx290.c230 struct clk *xclk; member
976 /* Set clock parameters based on mode and xclk */ in imx290_start_streaming()
1310 ret = clk_prepare_enable(imx290->xclk); in imx290_power_on()
1320 clk_disable_unprepare(imx290->xclk); in imx290_power_on()
1333 clk_disable_unprepare(imx290->xclk); in imx290_power_off()
1389 dev_err(imx290->dev, "Could not get xclk frequency\n"); in imx290_init_clk()
1407 ret = clk_set_rate(imx290->xclk, xclk_freq); in imx290_init_clk()
1409 dev_err(imx290->dev, "Could not set xclk frequency\n"); in imx290_init_clk()
1541 imx290->xclk = devm_clk_get(dev, "xclk"); in imx290_probe()
1542 if (IS_ERR(imx290->xclk)) in imx290_probe()
[all …]
/linux/arch/arm64/boot/dts/ti/
H A Dk3-j721e-sk-csi2-dual-imx219.dtso17 clk_imx219_fixed: imx219-xclk {
37 clock-names = "xclk";
59 clock-names = "xclk";
H A Dk3-am625-beagleplay-csi2-tevi-ov5640.dtso13 clk_ov5640_fixed: ov5640-xclk {
40 clock-names = "xclk";
H A Dk3-am625-beagleplay-csi2-ov5640.dtso13 clk_ov5640_fixed: ov5640-xclk {
40 clock-names = "xclk";
H A Dk3-am62x-sk-csi2-imx219.dtso13 clk_imx219_fixed: imx219-xclk {
42 clock-names = "xclk";
H A Dk3-am62x-sk-csi2-tevi-ov5640.dtso13 clk_ov5640_fixed: ov5640-xclk {
42 clock-names = "xclk";
H A Dk3-am62x-sk-csi2-ov5640.dtso13 clk_ov5640_fixed: ov5640-xclk {
42 clock-names = "xclk";
/linux/Documentation/devicetree/bindings/clock/
H A Dmaxim,max9485.txt16 - clock-names: Must be set to "xclk"
44 clock-names = "xclk";
/linux/drivers/gpu/drm/radeon/
H A Dsumo_dpm.c121 u32 xclk = radeon_get_xclk(rdev); in sumo_program_git() local
124 xclk, 16, &p, &u); in sumo_program_git()
132 u32 xclk = radeon_get_xclk(rdev); in sumo_program_grsd() local
135 r600_calculate_u_and_p(1, xclk, 14, &p, &u); in sumo_program_grsd()
152 u32 xclk = radeon_get_xclk(rdev); in sumo_gfx_powergating_initialize() local
171 xclk, 16, &p, &u); in sumo_gfx_powergating_initialize()
177 xclk, 16, &p, &u); in sumo_gfx_powergating_initialize()
316 u32 xclk = radeon_get_xclk(rdev); in sumo_calculate_bsp() local
322 xclk, 16, &pi->bsp, &pi->bsu); in sumo_calculate_bsp()
325 xclk, 16, &pi->pbsp, &pi->pbsu); in sumo_calculate_bsp()
[all …]
/linux/drivers/video/fbdev/aty/
H A Dmach64_ct.c68 * XCLK The clock rate of the on-chip memory
77 * - MCLK and XCLK use the same FB_DIV
94 * It can be quite hard to calculate XCLK and MCLK if they don't run at the
97 * So this driver uses SCLK to clock the chip and XCLK to clock the memory.
423 printk(KERN_CRIT "atyfb: Unsupported xclk source: %d.\n", pll->ct.xclk_post_div); in aty_init_pll_ct()
532 printk(KERN_CRIT "atxfb: xclk out of range\n"); in aty_init_pll_ct()
553 printk("atyfb(%s): pllmclk=%d MHz, xclk=%d MHz\n", in aty_init_pll_ct()
571 pll->ct.pll_gen_cntl |= (xpost_div << 4); /* mclk == xclk */ in aty_init_pll_ct()

1234