Home
last modified time | relevance | path

Searched +full:wp +full:- +full:not +full:- +full:connected (Results 1 – 25 of 67) sorted by relevance

123

/linux/Documentation/devicetree/bindings/mtd/
H A Dbrcm,brcmnand.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Brian Norris <computersforpeace@gmail.com>
11 - Kamal Dasu <kdasu.kdev@gmail.com>
12 - William Zhang <william.zhang@broadcom.com>
15 The Broadcom Set-Top Box NAND controller supports low-level access to raw NAND
16 flash chips. It has a memory-mapped register interface for both control
24 Its history includes several similar (but not fully register compatible)
27 -- Additional SoC-specific NAND controller properties --
[all …]
/linux/drivers/gpu/drm/omapdrm/dss/
H A Dhdmi5.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2014 Texas Instruments Incorporated - https://www.ti.com/
31 #include <sound/omap-hdmi-audio.h>
47 r = pm_runtime_get_sync(&hdmi->pdev->dev); in hdmi_runtime_get()
49 pm_runtime_put_noidle(&hdmi->pdev->dev); in hdmi_runtime_get()
61 r = pm_runtime_put_sync(&hdmi->pdev->dev); in hdmi_runtime_put()
62 WARN_ON(r < 0 && r != -ENOSYS); in hdmi_runtime_put()
68 struct hdmi_wp_data *wp = &hdmi->wp; in hdmi_irq_handler() local
71 irqstatus = hdmi_wp_get_irqstatus(wp); in hdmi_irq_handler()
72 hdmi_wp_set_irqstatus(wp, irqstatus); in hdmi_irq_handler()
[all …]
H A Dhdmi4.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2010-2011 Texas Instruments Incorporated - https://www.ti.com/
27 #include <sound/omap-hdmi-audio.h>
46 r = pm_runtime_get_sync(&hdmi->pdev->dev); in hdmi_runtime_get()
48 pm_runtime_put_noidle(&hdmi->pdev->dev); in hdmi_runtime_get()
60 r = pm_runtime_put_sync(&hdmi->pdev->dev); in hdmi_runtime_put()
61 WARN_ON(r < 0 && r != -ENOSYS); in hdmi_runtime_put()
67 struct hdmi_wp_data *wp = &hdmi->wp; in hdmi_irq_handler() local
70 irqstatus = hdmi_wp_get_irqstatus(wp); in hdmi_irq_handler()
71 hdmi_wp_set_irqstatus(wp, irqstatus); in hdmi_irq_handler()
[all …]
/linux/arch/arm/boot/dts/marvell/
H A Ddove-sbc-a510.dts2 * Device Tree file for Compulab SBC-A510 Single Board Computer
6 * This file is dual-licensed: you can use it either under the terms
8 * licensing only applies to this file, and not this project as a
36 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
46 * SBC-A510 comprises a PCA9555 I2C GPIO expander its GPIO lines connected to
55 * 0.7 mini-PCIe slot W_DISABLE#
57 * 1.0 MMC WP
67 /dts-v1/;
69 #include "dove-cm-a510.dtsi"
72 model = "Compulab SBC-A510";
[all …]
/linux/drivers/video/fbdev/omap2/omapfb/dss/
H A Dhdmi4.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (C) 2010-2011 Texas Instruments Incorporated - https://www.ti.com/
27 #include <sound/omap-hdmi-audio.h>
42 r = pm_runtime_resume_and_get(&hdmi.pdev->dev); in hdmi_runtime_get()
55 r = pm_runtime_put_sync(&hdmi.pdev->dev); in hdmi_runtime_put()
56 WARN_ON(r < 0 && r != -ENOSYS); in hdmi_runtime_put()
61 struct hdmi_wp_data *wp = data; in hdmi_irq_handler() local
64 irqstatus = hdmi_wp_get_irqstatus(wp); in hdmi_irq_handler()
65 hdmi_wp_set_irqstatus(wp, irqstatus); in hdmi_irq_handler()
72 * raises connect interrupt if a cable is connected, or nothing in hdmi_irq_handler()
[all …]
H A Dhdmi5.c1 // SPDX-License-Identifier: GPL-2.0-only
32 #include <sound/omap-hdmi-audio.h>
46 r = pm_runtime_resume_and_get(&hdmi.pdev->dev); in hdmi_runtime_get()
59 r = pm_runtime_put_sync(&hdmi.pdev->dev); in hdmi_runtime_put()
60 WARN_ON(r < 0 && r != -ENOSYS); in hdmi_runtime_put()
65 struct hdmi_wp_data *wp = data; in hdmi_irq_handler() local
68 irqstatus = hdmi_wp_get_irqstatus(wp); in hdmi_irq_handler()
69 hdmi_wp_set_irqstatus(wp, irqstatus); in hdmi_irq_handler()
77 * raises connect interrupt if a cable is connected, or nothing in hdmi_irq_handler()
78 * if cable is not connected. in hdmi_irq_handler()
[all …]
/linux/arch/arm/boot/dts/allwinner/
H A Dsuniv-f1c200s-lctech-pi.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
9 #include "suniv-f1c100s.dtsi"
11 #include <dt-bindings/gpio/gpio.h>
15 compatible = "lctech,pi-f1c200s", "allwinner,suniv-f1c200s",
16 "allwinner,suniv-f1c100s";
23 stdout-path = "serial0:115200n8";
26 reg_vcc3v3: regulator-3v3 {
27 compatible = "regulator-fixed";
28 regulator-name = "vcc3v3";
[all …]
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm96756.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm963178.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm947622.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm96846.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm963148.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm96878.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm963138.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
16 stdout-path = &serial0;
34 brcm,wp-not-connected;
39 nand-on-flash-bbt;
40 brcm,nand-ecc-use-strap;
H A Dbcm96855.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm963138dvt.dts1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
16 stdout-path = &serial0;
35 brcm,wp-not-connected;
40 nand-ecc-strength = <4>;
41 nand-ecc-step-size = <512>;
42 brcm,nand-oob-sector-size = <16>;
43 nand-on-flash-bbt;
/linux/arch/arm64/boot/dts/broadcom/bcmbca/
H A Dbcm96813.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm963146.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm96858.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm963158.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm94912.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
H A Dbcm96856.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
/linux/Documentation/devicetree/bindings/eeprom/
H A Dat25.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Christian Eggers <ceggers@arri.de>
15 - pattern: "^eeprom@[0-9a-f]{1,2}$"
16 - pattern: "^fram@[0-9a-f]{1,2}$"
26 - items:
27 - enum:
28 - anvo,anv32e61w
29 - atmel,at25256B
[all …]
/linux/Documentation/hwmon/
H A Dthmc50.rst10 Addresses scanned: I2C 0x2c - 0x2e
18 Addresses scanned: I2C 0x2c - 0x2e
23 Author: Krzysztof Helt <krzysztof.h1@wp.pl>
31 - Frodo Looijaard <frodol@dds.nl>
32 - Philip Edelbrock <phil@netroedge.com>
35 -----------------
39 second remote temperature. This does not work for original THMC50 chips.
42 -----------
45 external diode-type temperature sensor (compatible w/ the diode sensor inside
48 register and Hysteresis register. Each value can be set and read to half-degree
[all …]
/linux/arch/riscv/boot/dts/allwinner/
H A Dsun20i-d1-nezha.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 // Copyright (C) 2021-2022 Samuel Holland <samuel@sholland.org>
7 * The Nezha-D1 has a 40-pin IO header. Some of these pins are routed
8 * directly to pads on the SoC, others come from an 8-bit pcf857x IO
12 * Lines which are routed to the 40-pin header are named as follows:
15 * <pin#> is the actual pin number of the 40-pin header
20 * http://dl.linux-sunxi.org/D1/D1_Nezha_development_board_schematic_diagram_20210224.pdf
23 #include <dt-bindings/gpio/gpio.h>
24 #include <dt-bindings/input/input.h>
26 /dts-v1/;
[all …]

123