Searched +full:vpcie12v +full:- +full:supply (Results 1 – 8 of 8) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/pci/ |
H A D | nvidia,tegra194-pcie.txt | 4 and thus inherits all the common properties defined in snps,dw-pcie.yaml and 5 snps,dw-pcie-ep.yaml. 10 - power-domains: A phandle to the node that controls power to the respective 20 "include/dt-bindings/power/tegra194-powergate.h" file. 21 - reg: A list of physical base address and length pairs for each set of 22 controller registers. Must contain an entry for each entry in the reg-names 24 - reg-names: Must include the following entries: 26 "config": As per the definition in snps,dw-pcie.yaml 32 - interrupts: A list of interrupt outputs of the controller. Must contain an 33 entry for each entry in the interrupt-names property. [all …]
|
H A D | nvidia,tegra194-pcie.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/nvidia,tegra194-pcie.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 12 - Vidya Sagar <vidyas@nvidia.com> 16 inherits all the common properties defined in snps,dw-pcie.yaml. Some of 20 See nvidia,tegra194-pcie-ep.yaml for details on the Endpoint mode device 26 - nvidia,tegra194-pcie [all …]
|
H A D | rockchip,rk3399-pcie.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/rockchip,rk3399-pcie.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Shawn Lin <shawn.lin@rock-chips.com> 13 - $ref: /schemas/pci/pci-bus.yaml# 14 - $ref: rockchip,rk3399-pcie-common.yaml# 18 const: rockchip,rk3399-pcie 22 reg-names: 24 - const: axi-base [all …]
|
H A D | rockchip-pcie-host.txt | 4 - #address-cells: Address representation for root ports, set to <3> 5 - #size-cells: Size representation for root ports, set to <2> 6 - #interrupt-cells: specifies the number of cells needed to encode an 8 - compatible: Should contain "rockchip,rk3399-pcie" 9 - reg: Two register ranges as listed in the reg-names property 10 - reg-names: Must include the following names 11 - "axi-base" 12 - "apb-base" 13 - clocks: Must contain an entry for each entry in clock-names. 14 See ../clocks/clock-bindings.txt for details. [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/rockchip/ |
H A D | rk3399-kobol-helios64.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 13 /dts-v1/; 15 #include "rk3399-opp.dtsi" 30 avdd_0v9_s0: avdd-0v9-s0 { 31 compatible = "regulator-fixed"; 32 regulator-name = "avdd_0v9_s0"; 33 regulator-alway [all...] |
H A D | rk3399-rockpro64.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/pwm/pwm.h> 10 #include "rk3399-opp.dtsi" 21 stdout-path = "serial2:1500000n8"; 26 compatible = "pwm-backligh [all...] |
/freebsd/sys/contrib/device-tree/src/arm64/nvidia/ |
H A D | tegra194-p2972-0000.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/linux-event-codes.h> 5 #include <dt-bindings/input/gpio-keys.h> 7 #include "tegra194-p2888.dtsi" 11 compatible = "nvidia,p2972-0000", "nvidia,tegra194"; 24 #address-cells = <1>; 25 #size-cells = <0>; 31 remote-endpoint = <&xbar_i2s1_ep>; 39 dai-format = "i2s"; [all …]
|
H A D | tegra234-p3737-0000+p3701-0000.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/linux-event-codes.h> 5 #include <dt-bindings/input/gpio-keys.h> 7 #include "tegra234-p370 [all...] |