Home
last modified time | relevance | path

Searched +full:voltage +full:- +full:ranges (Results 1 – 25 of 205) sorted by relevance

123456789

/freebsd/sys/contrib/device-tree/Bindings/mmc/
H A Dmmc-spi-slot.txt7 - spi-max-frequency : maximum frequency for this device (Hz).
10 - voltage-ranges : two cells are required, first cell specifies minimum
11 slot voltage (mV), second cell specifies maximum slot voltage (mV).
12 Several ranges could be specified. If not provided, 3.2v..3.4v is assumed.
13 - gpios : may specify GPIOs in this order: Card-Detect GPIO,
14 Write-Protect GPIO. Note that this does not follow the
19 mmc-slot@0 {
20 compatible = "fsl,mpc8323rdb-mmc-slot",
21 "mmc-spi-slot";
25 voltage-ranges = <3300 3300>;
[all …]
H A Dfsl-esdhc.txt7 by mmc.txt and the properties used by the sdhci-esdhc driver.
10 - compatible : should be "fsl,esdhc", or "fsl,<chip>-esdhc".
12 "fsl,mpc8536-esdhc"
13 "fsl,mpc8378-esdhc"
14 "fsl,p2020-esdhc"
15 "fsl,p4080-esdhc"
16 "fsl,t1040-esdhc"
17 "fsl,t4240-esdhc"
19 "fsl,ls1012a-esdhc"
20 "fsl,ls1028a-esdhc"
[all …]
H A Dmmc-spi-slot.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mmc/mmc-spi-slot.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ulf Hansson <ulf.hansson@linaro.org>
13 - $ref: mmc-controller.yaml
14 - $ref: /schemas/spi/spi-peripheral-props.yaml
21 const: mmc-spi-slot
29 voltage-ranges:
30 $ref: /schemas/types.yaml#/definitions/uint32-matrix
[all …]
H A Dfsl,esdhc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
14 - Frank Li <Frank.Li@nxp.com>
19 - enum:
20 - fsl,mpc8536-esdhc
21 - fsl,mpc8378-esdhc
22 - fsl,p2020-esdhc
23 - fsl,p4080-esdhc
24 - fsl,t1040-esdhc
[all …]
H A Dfsl-imx-esdhc.txt7 by mmc.txt and the properties used by the sdhci-esdhc-imx driver.
10 - compatible : Should be "fsl,<chip>-esdhc", the supported chips include
11 "fsl,imx25-esdhc"
12 "fsl,imx35-esdhc"
13 "fsl,imx51-esdhc"
14 "fsl,imx53-esdhc"
15 "fsl,imx6q-usdhc"
16 "fsl,imx6sl-usdhc"
17 "fsl,imx6sx-usdhc"
18 "fsl,imx6ull-usdhc"
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/adc/
H A Dxlnx,zynqmp-ams.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/xlnx,zynqmp-am
[all...]
H A Dbrcm,iproc-static-adc.txt4 Allows user to convert analog input voltage values to digital.
8 - compatible: Must be "brcm,iproc-static-adc"
10 - adc-syscon: Handler of syscon node defining physical base address of the
13 - #io-channel-cells = <1>; As ADC has multiple outputs
14 refer to Documentation/devicetree/bindings/iio/iio-bindings.txt for details.
16 - io-channel-ranges:
17 refer to Documentation/devicetree/bindings/iio/iio-bindings.txt for details.
19 - clocks: Clock used for this block.
21 - clock-names: Clock name should be given as tsc_clk.
23 - interrupts: interrupt line number.
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/dac/
H A Dad5758.txt4 - compatible: Must be "adi,ad5758"
5 - reg: SPI chip select number for the device
6 - spi-max-frequency: Max SPI frequency to use (< 50000000)
7 - spi-cpha: is the only mode that is supported
11 - adi,dc-dc-mode: Mode of operation of the dc-to-dc converter
14 voltage and dynamically regulates the supply voltage,
16 headroom voltage for the output buffer.
19 In this mode, the VDPC+ voltage is user-programmable to
24 current or voltage output at the VIOUT pin. Only one mode
29 * 2: DPC voltage mode
[all …]
H A Dadi,ltc2672.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michael Hennerich <michael.hennerich@analog.com>
11 - Kim Seer Paller <kimseer.paller@analog.com>
14 Analog Devices LTC2672 5 channel, 12-/16-Bit, 300mA DAC
15 https://www.analog.com/media/en/technical-documentation/data-sheets/ltc2672.pdf
20 - adi,ltc2672
25 spi-max-frequency:
28 vcc-supply:
[all …]
/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Dstericsson,db8500-prcmu.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mfd/stericsson,db8500-prcmu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ST-Ericsson DB8500 PRCMU - Power Reset and Control Management Unit
10 - Linus Walleij <linus.walleij@linaro.org>
13 The DB8500 Power Reset and Control Management Unit is an XP70 8-bit
14 microprocessor that is embedded in the always-on power domain of the
20 pattern: '^prcmu@[0-9a-f]+$'
23 description: The device is compatible both to the device-specific
[all …]
H A Drichtek,rt5033.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jakob Hauser <jahau@rocketmail.com>
30 The regulators of RT5033 have to be instantiated under a sub-node named
31 "regulators". For SAFE_LDO voltage there is only one value of 4.9 V. LDO
32 voltage ranges from 1.2 V to 3.0 V in 0.1 V steps. BUCK voltage ranges
44 $ref: /schemas/power/supply/richtek,rt5033-charger.yaml#
47 - compatible
48 - reg
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/mxs/
H A Dimx23.dtsi1 // SPDX-License-Identifier: GPL-2.0+
5 #include "imx23-pinfunc.h"
8 #address-cells = <1>;
9 #size-cells = <1>;
11 interrupt-parent = <&icoll>;
14 * pre-existing /chosen node to be available to insert the
31 #address-cells = <1>;
32 #size-cells = <0>;
35 compatible = "arm,arm926ej-s";
42 compatible = "simple-bus";
[all …]
H A Dimx28.dtsi1 // SPDX-License-Identifier: GPL-2.0+
5 #include <dt-bindings/gpio/gpio.h>
6 #include "imx28-pinfunc.h"
9 #address-cells = <1>;
10 #size-cells = <1>;
12 interrupt-parent = <&icoll>;
15 * pre-existing /chosen node to be available to insert the
42 #address-cells = <1>;
43 #size-cells = <0>;
46 compatible = "arm,arm926ej-s";
[all …]
/freebsd/sys/contrib/device-tree/Bindings/power/supply/
H A Drichtek,rt5033-charger.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/supply/richtek,rt5033-charger.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jakob Hauser <jahau@rocketmail.com>
14 under sub-node named "charger" using the following format.
18 const: richtek,rt5033-charger
20 monitored-battery:
26 precharge-current-microamp:
27 Current of pre-charge mode. The pre-charge current levels are 350 mA
[all …]
/freebsd/sys/contrib/device-tree/Bindings/regulator/
H A Dltc3676.txt1 Linear Technology LTC3676 8-output regulators
4 - compatible: "lltc,ltc3676"
5 - reg: I2C slave address
8 - regulators: Contains eight regulator child nodes sw1, sw2, sw3, sw4,
14 the resistor values of their external feedback voltage dividers:
17 - lltc,fb-voltage-divider: An array of two integers containing the resistor
18 values R1 and R2 of the feedback voltage divider in ohms.
21 412.5mV to 800mV in 12.5 mV steps. The output voltage thus ranges between
26 regulator can not be disabled and thus should have the regulator-always-on
37 regulator-min-microvolt = <674400>;
[all …]
H A Dltc3589.txt1 Linear Technology LTC3589, LTC3589-1, and LTC3589-2 8-output regulators
4 - compatible: "lltc,ltc3589", "lltc,ltc3589-1" or "lltc,ltc3589-2"
5 - reg: I2C slave address
8 - regulators: Contains eight regulator child nodes sw1, sw2, sw3, bb-out,
13 nodes for sw1, sw2, sw3, bb-out, ldo1, and ldo2 additionally need to specify
14 the resistor values of their external feedback voltage dividers:
17 - lltc,fb-voltage-divider: An array of two integers containing the resistor
18 values R1 and R2 of the feedback voltage divider in ohms.
21 0.3625 V to 0.75 V in 12.5 mV steps. The output voltage thus ranges between
22 0.3625 * (1 + R1/R2) V and 0.75 * (1 + R1/R2) V. Regulators bb-out and ldo1
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx6sl.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 #include <dt-bindings/interrupt-controller/irq.h>
6 #include "imx6sl-pinfunc.h"
7 #include <dt-bindings/clock/imx6sl-clock.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
14 * pre-existing /chosen node to be available to insert the
50 #address-cells = <1>;
51 #size-cells = <0>;
54 compatible = "arm,cortex-a9";
[all …]
H A Dimx6sx.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 #include <dt-bindings/clock/imx6sx-clock.h>
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include "imx6sx-pinfunc.h"
12 #address-cells = <1>;
13 #size-cells = <1>;
16 * pre-existing /chosen node to be available to insert the
60 #address-cells = <1>;
[all …]
H A Dimx6q-tbs2910.dts1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
13 compatible = "tbs,imx6q-tbs2910", "fsl,imx6q";
16 stdout-path = &uart1;
23 /delete-property/ mmc3;
32 compatible = "gpio-fan";
33 pinctrl-names = "default";
34 pinctrl-0 = <&pinctrl_gpio_fan>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dnvidia,tegra20-pcie.txt4 - compatible: Must be:
5 - "nvidia,tegra20-pcie": for Tegra20
6 - "nvidia,tegra30-pcie": for Tegra30
7 - "nvidia,tegra124-pcie": for Tegra124 and Tegra132
8 - "nvidia,tegra210-pcie": for Tegra210
9 - "nvidia,tegra186-pcie": for Tegra186
10 - power-domains: To ungate power partition by BPMP powergate driver. Must
13 - device_type: Must be "pci"
14 - reg: A list of physical base address and length for each set of controller
15 registers. Must contain an entry for each entry in the reg-names property.
[all …]
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dmediatek,xsphy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: MediaTek XS-PHY Controller
11 - Chunfeng Yun <chunfeng.yun@mediatek.com>
14 The XS-PHY controller supports physical layer functionality for USB3.1
18 ----------------------------------
45 pattern: "^xs-phy@[0-9a-f]+$"
49 - enum:
50 - mediatek,mt3611-xsphy
[all …]
H A Dphy-mtk-xsphy.txt1 MediaTek XS-PHY binding
2 --------------------------
4 The XS-PHY controller supports physical layer functionality for USB3.1
8 - compatible : should be "mediatek,<soc-model>-xsphy", "mediatek,xsphy",
9 soc-model is the name of SoC, such as mt3611 etc;
12 - "mediatek,mt3611-xsphy"
14 - #address-cells, #size-cells : should use the same values as the root node
15 - ranges: must be present
18 - reg : offset and length of register shared by multiple U3 ports,
21 - mediatek,src-ref-clk-mhz : u32, frequency of reference clock for slew rate
[all …]
/freebsd/sys/dev/regulator/
H A Dregulator.c1 /*-
95 * Regulator node - basic element for modelling SOC and bard power supply
156 #define REGNODE_SLOCK(_sc) sx_slock(&((_sc)->lock))
157 #define REGNODE_XLOCK(_sc) sx_xlock(&((_sc)->lock))
158 #define REGNODE_UNLOCK(_sc) sx_unlock(&((_sc)->lock))
176 entry->name, rv); in regulator_constraint()
203 if (!entry->std_param.always_on) { in regulator_shutdown()
208 entry->name); in regulator_shutdown()
215 * in-use. in regulator_shutdown()
239 if (regnode->std_param.min_uvolt == regnode->std_param.max_uvolt) { in regnode_uvolt_sysctl()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/display/
H A Dste,mcde.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ST-Ericsson Multi Channel Display Engine MCDE
10 - Linus Walleij <linus.walleij@linaro.org>
25 - description: MCDECLK (main MCDE clock)
26 - description: LCDCLK (LCD clock)
27 - description: PLLDSI (HDMI clock)
29 clock-names:
31 - const: mcde
[all …]
H A Dste,mcde.txt1 ST-Ericsson Multi Channel Display Engine MCDE
3 The ST-Ericsson MCDE is a display controller with support for compositing
5 LCD displays or bridges. It is used in the ST-Ericsson U8500 platform.
9 - compatible: must be:
11 - reg: register base for the main MCDE control registers, should be
13 - interrupts: the interrupt line for the MCDE
14 - epod-supply: a phandle to the EPOD regulator
15 - vana-supply: a phandle to the analog voltage regulator
16 - clocks: an array of the MCDE clocks in this strict order:
21 - clock-names: must be the following array:
[all …]

123456789