Home
last modified time | relevance | path

Searched +full:vdd +full:- +full:cpu (Results 1 – 25 of 266) sorted by relevance

1234567891011

/linux/arch/arm64/boot/dts/qcom/
H A Dsdm845-oneplus-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
8 /dts-v1/;
10 #include <dt-bindings/input/linux-event-codes.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
13 #include <dt-bindings/sound/qcom,q6afe.h>
14 #include <dt-bindings/sound/qcom,q6asm.h>
17 #include "sdm845-wcd9340.dtsi"
21 /delete-node/ &rmtfs_mem;
30 stdout-path = "serial0:115200n8";
[all …]
H A Dmsm8996-oneplus-common.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
12 #include <dt-bindings/sound/qcom,q6afe.h>
13 #include <dt-bindings/sound/qcom,q6asm.h>
14 #include <dt-bindings/sound/qcom,wcd9335.h>
23 compatible = "simple-battery";
25 constant-charge-current-max-microamp = <3000000>;
26 voltage-min-design-microvolt = <3400000>;
30 stdout-path = "serial1:115200n8";
[all …]
H A Dsc7280-herobrine-audio-rt5682-3mic.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
11 /* BOARD-SPECIFIC TOP LEVEL NODES */
13 compatible = "google,sc7280-herobrine";
14 model = "sc7280-rt5682-max98360a-3mic";
16 audio-routing = "VA DMIC0", "vdd-micb",
17 "VA DMIC1", "vdd-micb",
18 "VA DMIC2", "vdd-micb",
19 "VA DMIC3", "vdd-micb",
24 #address-cells = <1>;
25 #size-cells = <0>;
[all …]
H A Dsdm850-samsung-w737.dts1 // SPDX-License-Identifier: BSD-3-Clause
8 /dts-v1/;
10 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
11 #include <dt-bindings/input/gpio-keys.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
14 #include <dt-bindings/sound/qcom,q6afe.h>
15 #include <dt-bindings/sound/qcom,q6asm.h>
17 #include "sdm845-wcd9340.dtsi"
24 /delete-node/ &qseecom_mem;
[all …]
H A Dsdm845-xiaomi-beryllium-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 /dts-v1/;
5 #include <dt-bindings/leds/common.h>
6 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
7 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
8 #include <dt-bindings/sound/qcom,q6afe.h>
9 #include <dt-bindings/sound/qcom,q6asm.h>
11 #include "sdm845-wcd9340.dtsi"
19 /delete-node/ &tz_mem;
20 /delete-node/ &adsp_mem;
[all …]
H A Dsdm850-lenovo-yoga-c630.dts1 // SPDX-License-Identifier: BSD-3-Clause
8 /dts-v1/;
10 #include <dt-bindings/input/gpio-keys.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
13 #include <dt-bindings/sound/qcom,q6afe.h>
14 #include <dt-bindings/sound/qcom,q6asm.h>
16 #include "sdm845-wcd9340.dtsi"
24 /delete-node/ &ipa_fw_mem;
25 /delete-node/ &ipa_gsi_mem;
[all …]
H A Dx1e78100-lenovo-thinkpad-t14s.dts1 // SPDX-License-Identifier: BSD-3-Clause
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/gpio-keys.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
15 #include "x1e80100-pmics.dtsi"
19 compatible = "lenovo,thinkpad-t14s", "qcom,x1e78100", "qcom,x1e80100";
20 chassis-type = "laptop";
22 wcd938x: audio-codec {
[all …]
H A Dx1e80100-crd.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/gpio-keys.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
15 #include "x1e80100-pmics.dtsi"
19 compatible = "qcom,x1e80100-crd", "qcom,x1e80100";
25 wcd938x: audio-codec {
[all …]
/linux/arch/arm64/boot/dts/allwinner/
H A Dsun50i-a64-sopine.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 // Based on sun50i-a64-pine64.dts, which is:
6 #include "sun50i-a64.dtsi"
7 #include "sun50i-a64-cpu-opp.dtsi"
9 #include <dt-bindings/gpio/gpio.h>
12 cpvdd-supply = <&reg_eldo1>;
16 cpu-supply = <&reg_dcdc2>;
20 cpu-supply = <&reg_dcdc2>;
24 cpu-supply = <&reg_dcdc2>;
28 cpu-supply = <&reg_dcdc2>;
[all …]
H A Dsun50i-h618-longan-module-3h.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include "sun50i-h616.dtsi"
7 #include "sun50i-h616-cpu-opp.dtsi"
10 cpu-supply = <&reg_dcdc2>;
14 pinctrl-names = "default";
15 pinctrl-0 = <&mmc2_pins>;
16 vmmc-supply = <&reg_dldo1>;
17 vqmmc-supply = <&reg_aldo1>;
18 bus-width = <8>;
19 non-removable;
[all …]
H A Dsun50i-h618-orangepi-zero3.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "sun50i-h616-orangepi-zero.dtsi"
9 #include "sun50i-h616-cpu-opp.dtsi"
13 compatible = "xunlong,orangepi-zero3", "allwinner,sun50i-h618";
17 cpu-supply = <&reg_dcdc2>;
21 allwinner,tx-delay-ps = <700>;
22 phy-mode = "rgmii-rxid";
23 phy-supply = <&reg_dldo1>;
27 motorcomm,clk-out-frequency-hz = <125000000>;
[all …]
H A Dsun50i-h616-orangepi-zero2.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "sun50i-h616-orangepi-zero.dtsi"
9 #include "sun50i-h616-cpu-opp.dtsi"
13 compatible = "xunlong,orangepi-zero2", "allwinner,sun50i-h616";
17 cpu-supply = <&reg_dcdca>;
21 allwinner,rx-delay-ps = <3100>;
22 allwinner,tx-delay-ps = <700>;
23 phy-mode = "rgmii";
24 phy-supply = <&reg_dcdce>;
[all …]
H A Dsun50i-a64-nanopi-a64.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
4 /dts-v1/;
6 #include "sun50i-a64.dtsi"
7 #include "sun50i-a64-cpu-opp.dtsi"
9 #include <dt-bindings/gpio/gpio.h>
13 compatible = "friendlyarm,nanopi-a64", "allwinner,sun50i-a64";
21 stdout-path = "serial0:115200n8";
24 hdmi-connector {
25 compatible = "hdmi-connector";
30 remote-endpoint = <&hdmi_out_con>;
[all …]
/linux/arch/arm/boot/dts/allwinner/
H A Dsunxi-bananapi-m2-plus-v1.2.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright (C) 2018 Chen-Yu Tsai <wens@csie.org>
6 #include "sunxi-bananapi-m2-plus.dtsi"
11 * resistance on the CPU regulator's feedback pin.
13 reg_vdd_cpux: vdd-cpux {
14 compatible = "regulator-gpio";
15 regulator-name = "vdd-cpux";
16 regulator-type = "voltage";
17 regulator-boot-on;
18 regulator-always-on;
[all …]
H A Dsun7i-a20-icnova-a20.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 // Copyright (C) 2023 In-Circuit GmbH
4 #include "sun7i-a20.dtsi"
5 #include "sunxi-common-regulators.dtsi"
7 #include <dt-bindings/interrupt-controller/irq.h>
10 cpu-supply = <&reg_dcdc2>;
14 pinctrl-names = "default";
15 pinctrl-0 = <&gmac_mii_pins>;
16 phy-handle = <&phy1>;
17 phy-mode = "mii";
[all …]
H A Dsun5i-a13-pocketbook-touch-lux-3.dts1 // SPDX-License-Identifier: GPL-2.0 OR MIT
6 /dts-v1/;
7 #include "sun5i-a13.dtsi"
8 #include "sunxi-common-regulators.dtsi"
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
12 #include <dt-bindings/pwm/pwm.h>
16 compatible = "pocketbook,touch-lux-3", "allwinner,sun5i-a13";
26 compatible = "pwm-backlight";
[all …]
H A Dsun6i-a31s-sina31s-core.dtsi2 * Copyright 2015 Chen-Yu Tsai <wens@csie.org>
4 * This file is dual-licensed: you can use it either under the terms
43 /dts-v1/;
44 #include "sun6i-a31s.dtsi"
45 #include "sunxi-common-regulators.dtsi"
47 #include <dt-bindings/gpio/gpio.h>
51 compatible = "sinlinx,sina31s", "allwinner,sun6i-a31s";
59 cpu-supply = <&reg_dcdc3>;
64 pinctrl-names = "default";
65 pinctrl-0 = <&mmc3_8bit_emmc_pins>;
[all …]
H A Dsun6i-a31s-primo81.dts4 * Copyright 2015 Chen-Yu Tsai <wens@csie.org>
6 * This file is dual-licensed: you can use it either under the terms
45 /dts-v1/;
46 #include "sun6i-a31s.dtsi"
47 #include "sunxi-common-regulators.dtsi"
49 #include <dt-bindings/gpio/gpio.h>
50 #include <dt-bindings/input/input.h>
54 compatible = "msi,primo81", "allwinner,sun6i-a31s";
56 hdmi-connector {
57 compatible = "hdmi-connector";
[all …]
H A Dsun7i-a20-haoyu-marsboard.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
8 #include "sun7i-a20.dtsi"
9 #include "sunxi-common-regulators.dtsi"
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/interrupt-controller/irq.h>
16 compatible = "haoyu,a20-marsboard", "allwinner,sun7i-a20";
23 stdout-path = "serial0:115200n8";
26 hdmi-connector {
27 compatible = "hdmi-connector";
[all …]
H A Dsunxi-itead-core-common.dtsi2 * Copyright 2015 - Marcus Cooper <codekipper@gmail.com>
4 * This file is dual-licensed: you can use it either under the terms
43 #include "sunxi-common-regulators.dtsi"
51 stdout-path = "serial0:115200n8";
56 cpu-supply = <&reg_dcdc2>;
90 regulator-always-on;
91 regulator-min-microvolt = <1000000>;
92 regulator-max-microvolt = <1400000>;
93 regulator-name = "vdd-cpu";
97 regulator-always-on;
[all …]
H A Dsun5i-a13-pocketbook-614-plus.dts1 // SPDX-License-Identifier: GPL-2.0+
6 /dts-v1/;
7 #include "sun5i-a13.dtsi"
8 #include "sunxi-common-regulators.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/interrupt-controller/irq.h>
13 #include <dt-bindings/leds/common.h>
17 compatible = "pocketbook,614-plus", "allwinner,sun5i-a13";
24 stdout-path = "serial0:115200n8";
[all …]
H A Dsun8i-a83t-tbs-a711.dts5 * This file is dual-licensed: you can use it either under the terms
44 /dts-v1/;
45 #include "sun8i-a83t.dtsi"
47 #include <dt-bindings/gpio/gpio.h>
48 #include <dt-bindings/pwm/pwm.h>
49 #include <dt-bindings/input/input.h>
53 compatible = "tbs-biometrics,a711", "allwinner,sun8i-a83t";
61 stdout-path = "serial0:115200n8";
65 compatible = "pwm-backlight";
67 enable-gpios = <&pio 3 29 GPIO_ACTIVE_HIGH>;
[all …]
/linux/drivers/cpufreq/
H A Darmada-37xx-cpufreq.c1 // SPDX-License-Identifier: GPL-2.0+
3 * CPU frequency scaling support for Armada 37xx platform.
7 * Gregory CLEMENT <gregory.clement@free-electrons.com>
11 #include <linux/cpu.h>
24 #include "cpufreq-dt.h"
67 * On Armada 37xx the Power management manages 4 level of CPU load,
68 * each level can be associated with a CPU clock source, a CPU
69 * divider, a VDD level, etc...
124 pr_err("Unsupported CPU frequency %d MHz\n", freq/1000000); in armada_37xx_cpu_freq_info_get()
138 /* Determine to which TBG clock is CPU connected */ in armada37xx_cpufreq_dvfs_setup()
[all …]
/linux/arch/arm64/boot/dts/nvidia/
H A Dtegra210-p2894.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 #include <dt-bindings/input/input.h>
4 #include <dt-bindings/input/gpio-keys.h>
5 #include <dt-bindings/mfd/max77620.h>
6 #include <dt-bindings/pinctrl/pinctrl-tegra.h>
16 stdout-path = "serial0:115200n8";
26 pinctrl-names = "boot";
27 pinctrl-0 = <&state_boot>;
35 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
36 nvidia,open-drain = <TEGRA_PIN_DISABLE>;
[all …]
/linux/arch/riscv/boot/dts/allwinner/
H A Dsun20i-d1-lichee-rv.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/leds/common.h>
8 /dts-v1/;
10 #include "sun20i-d1.dtsi"
11 #include "sun20i-common-regulators.dtsi"
15 compatible = "sipeed,lichee-rv", "allwinner,sun20i-d1";
22 stdout-path = "serial0:115200n8";
26 compatible = "gpio-leds";
28 led-0 {
[all …]

1234567891011