Home
last modified time | relevance | path

Searched +full:vdd +full:- +full:3 (Results 1 – 6 of 6) sorted by relevance

/illumos-gate/usr/src/lib/fm/topo/libtopo/common/
H A Dtopo_hc.h52 #define CHIP_SELECT "chip-select"
59 #define DRAMCHANNEL "dram-channel"
69 #define MEMORYBUFFER "memory-buffer"
70 #define MEMORYCONTROL "memory-controller"
71 #define MICROCORE "micro-core"
92 #define SASEXPANDER "sas-expander"
94 #define SCSI_DEVICE "scsi-device"
95 #define SES_ENCLOSURE "ses-enclosure"
97 #define SMP_DEVICE "smp-device"
103 #define USB_DEVICE "usb-device"
[all …]
/illumos-gate/usr/src/lib/libjedec/common/
H A Dspd_ddr3.h21 * based on JEDEC Standard 21-C Section Annex K: Serial Presence Detect
26 * o Base Configuration and DRAM parameters (bytes 0x00-0x3b)
27 * o Standard Module Parameters (bytes 0x40-0x74) these vary on whether
29 * o Manufacturing Information (bytes 0x75-0xaf)
30 * o End User Programmable data (0xb0-0xff).
50 #define SPD_DDR3_NBYTES_USED(r) bitx8(r, 3, 0)
54 #define SPD_DDR3_NBYTES_USED_256 3
62 #define SPD_DDR3_SPD_REV_ADD(r) bitx8(r, 3, 0)
74 * is, which tells us what the module-specific section contents are. These bits,
78 #define SPD_DDR3_MOD_TYPE_TYPE(r) bitx8(r, 3, 0)
[all …]
H A Dspd_ddr4.h21 * Standard 21-C Annex L: Serial Presence Detect (SPD) for DDR4 SDRAM Modules
26 * o Base Configuration and DRAM parameters (bytes 0x00-0x7f)
27 * o Standard Module Parameters (bytes 0x80-0xbf) these vary on whether
29 * o Hybrid Module Parameters (bytes 0xc0-0xff)
30 * o Hybrid Module Extended Parameters (bytes 0x100-0x13f).
31 * o Manufacturing Information (bytes 0x140-0x17f)
32 * o End User Programmable data (0x180-0x1ff).
52 #define SPD_DDR4_NBYTES_USED(r) bitx8(r, 3, 0)
56 #define SPD_DDR4_NBYTES_USED_384 3
60 * S8.1.2: SPD Revision. The SPD revision is split into two 4-bit fields. There
[all …]
H A Dspd_ddr5.h21 * Standard JESD400-5A.01 DDR5 Serial Presence Detect (SPD) Contents. Release
27 * o Base Configuration and DRAM parameters (0x00-0x7f)
28 * o Common Module Parameters (0xc0-0xef)
29 * o Standard Module Parameters (0xf0-0x1bf) which vary on whether something
31 * o A CRC check for the first 510 bytes (0x1fe-0x1ff)
32 * o Manufacturing Information (0x200-0x27f)
33 * o Optional end-user programmable regions (0x280-0x3ff)
54 #define SPD_DDR5_NBYTES_TOTAL_1024 3
56 #define SPD_DDR5_NBYTES_BETA(r) bitx8(r, 3, 0)
64 #define SPD_DDR5_SPD_REV_ADD(r) bitx8(r, 3, 0)
[all …]
H A Dlibjedec.h23 * o JEDEC JEP-106 vendor data
25 * (JESD402-1)
47 * JEDEC operating temperature ranges. These are defined in JESD402-1B
127 * parse the overall SPD data structure. These represent a top-level failure and
162 * categories. Fatal errors set a value in the spd_error_t below. Non-fatal
166 * The keys are all dot delineated to create a few different top-level
169 * "meta" -- Which includes information about the SPD, encoding, and things like
172 * "dram" -- Parameters that are specific to the SDRAM dies present. What one
177 * "channel" -- Parameters that are tied to an implementation of a channel. DDR4
179 * sub-channels.
[all …]
/illumos-gate/usr/src/uts/common/io/cxgbe/t4nex/
H A Dt4_nexus.c15 * Copyright (C) 2010-2013 Chelsio Communications. All rights reserved.
130 ASSERT(sc->dev == (dev_t)arg); in t4_devo_getinfo()
131 *rp = (void *)sc->dip; in t4_devo_getinfo()
147 "device-id", 0xffff); in t4_devo_probe()
204 sc->dip = dip; in t4_devo_attach()
205 sc->dev = makedevice(ddi_driver_major(dip), instance); in t4_devo_attach()
206 mutex_init(&sc->lock, NULL, MUTEX_DRIVER, NULL); in t4_devo_attach()
207 cv_init(&sc->cv, NULL, CV_DRIVER, NULL); in t4_devo_attach()
208 mutex_init(&sc->sfl_lock, NULL, MUTEX_DRIVER, NULL); in t4_devo_attach()
209 TAILQ_INIT(&sc->sfl); in t4_devo_attach()
[all …]