Home
last modified time | relevance | path

Searched full:varies (Results 1 – 25 of 227) sorted by relevance

12345678910

/linux/Documentation/devicetree/bindings/gpio/
H A Dnvidia,tegra186-gpio.yaml28 features available, varies between the different GPIO controllers.
47 The number of ports implemented by each GPIO controller varies. The number
48 of implemented GPIOs within each port varies. GPIO registers within a
63 varies as a rough function of the number of ports it implements. Note
110 required varies depending on compatible value.
/linux/Documentation/devicetree/bindings/spi/
H A Dnvidia,tegra210-quad-peripheral-props.yaml17 Tap value varies based on platform design trace lengths from Tegra
26 Tap value varies based on platform design trace lengths from Tegra
/linux/arch/arm/boot/dts/samsung/
H A Dexynos5420-galaxy-tab-common.dtsi390 * LDO15 varies between devices and is
410 * LDO17 varies between devices and is
514 * LDO28 varies between devices and is
522 * LDO29 varies between devices and is
540 * LDO31 varies between devices and is
548 * LDO32 varies between devices and is
/linux/Documentation/sound/soc/
H A Ddai.rst30 usually varies depending on the sample rate and the master system clock
53 receive the audio data. Bit clock usually varies depending on sample rate
/linux/Documentation/devicetree/bindings/net/
H A Dcavium-pip.txt41 Value range is 1-31, and mapping to the actual delay varies depending on HW.
44 Value range is 1-31, and mapping to the actual delay varies depending on HW.
/linux/tools/perf/bench/
H A Dfutex.h34 * @val: typically expected value of uaddr, but varies by op
38 * @val3: varies by op
/linux/Documentation/input/devices/
H A Diforce-protocol.rst63 LEN= Varies from device to device
80 LEN= Varies
218 Query command. Length varies according to the query type.
/linux/Documentation/devicetree/bindings/phy/
H A Dnvidia,tegra194-xusb-padctl.yaml400 valid port numbers varies with the SoC generation.
433 valid port numbers varies with the SoC generation.
466 valid port numbers varies with the SoC generation.
499 valid port numbers varies with the SoC generation.
H A Dnvidia,tegra210-xusb-padctl.yaml532 valid port numbers varies with the SoC generation.
553 valid port numbers varies with the SoC generation.
574 valid port numbers varies with the SoC generation.
595 valid port numbers varies with the SoC generation.
H A Dnvidia,tegra186-xusb-padctl.yaml363 valid port numbers varies with the SoC generation.
384 valid port numbers varies with the SoC generation.
405 valid port numbers varies with the SoC generation.
/linux/drivers/opp/
H A DKconfig8 of OPP varies over silicon within the same family of devices.
/linux/Documentation/ABI/testing/
H A Dsysfs-class-leds-gt683r18 Breathing: LEDs brightness varies at human breathing rate
/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8916-samsung-rossa-common.dtsi8 /* Touchscreen varies depending on model variant */
/linux/drivers/w1/slaves/
H A Dw1_ds2438.c479 static const BIN_ATTR_RO(temperature, 0/* real length varies */);
480 static const BIN_ATTR_RO(vad, 0/* real length varies */);
481 static const BIN_ATTR_RO(vdd, 0/* real length varies */);
/linux/lib/pldmfw/
H A Dpldmfw_private.h100 /* This is not a struct type because the size of each record varies */
131 /* This is not a struct type because the component size varies */
/linux/Documentation/devicetree/bindings/mtd/partitions/
H A Dqcom,smem-part.yaml15 varies between partition table revisions. V3 supports maximum 16 partitions
/linux/Documentation/devicetree/bindings/watchdog/
H A Dcdns,wdt-r1p2.yaml15 a programmable reset period. The timeout period varies from 1 ms
/linux/tools/testing/selftests/futex/include/
H A Dfutextest.h54 * @val: typically expected value of uaddr, but varies by op
58 * @val3: varies by op
/linux/arch/x86/kernel/
H A Dhead_32.S327 pushl %fs /* pt_regs->fs (__fsh varies by model) */
328 pushl %es /* pt_regs->es (__esh varies by model) */
329 pushl %ds /* pt_regs->ds (__dsh varies by model) */
/linux/Documentation/userspace-api/media/dvb/
H A Dfe-read-status.rst43 varies according with the architecture. This needs to be fixed in the
/linux/Documentation/rust/
H A Darch-support.rst8 support for building the kernel with LLVM/Clang varies (please see
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dbrcm,ns-pinmux.yaml18 A list of pins varies across chipsets so few bindings are available.
/linux/Documentation/arch/arm64/
H A Dhugetlbpage.rst31 pte (last) level. The number of supported contiguous entries varies by page size
/linux/arch/x86/include/asm/
H A Dprocessor-flags.h15 * CR3's layout varies depending on several things.
/linux/arch/hexagon/kernel/
H A Dirq_cpu.c60 * irqs varies from platform to platform, and are set up & configured

12345678910