/linux/Documentation/devicetree/bindings/regulator/ |
H A D | qcom,usb-vbus-regulator.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/regulator/qcom,usb-vbus-regulator.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: The Qualcomm PMIC VBUS output regulator driver 10 - Wesley Cheng <quic_wcheng@quicinc.com> 13 This regulator driver controls the VBUS output by the Qualcomm PMIC. This 14 regulator will be enabled in situations where the device is required to 18 - $ref: regulator.yaml# 23 - enum: [all …]
|
/linux/Documentation/devicetree/bindings/phy/ |
H A D | nvidia,tegra194-xusb-padctl.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/nvidia,tegra194-xusb-padctl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 21 Some of the lanes are high-speed lanes, which can be used for PCIe, SATA or 22 super-speed USB. Other lanes are for various types of low-speed, full-speed 23 or high-speed USB (such as UTMI, ULPI and HSIC). The XUSB pad controller 24 contains a software-configurable mux that sits between the I/O controller [all …]
|
H A D | nvidia,tegra210-xusb-padctl.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/nvidia,tegra210-xusb-padctl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 21 Some of the lanes are high-speed lanes, which can be used for PCIe, SATA or 22 super-speed USB. Other lanes are for various types of low-speed, full-speed 23 or high-speed USB (such as UTMI, ULPI and HSIC). The XUSB pad controller 24 contains a software-configurable mux that sits between the I/O controller [all …]
|
H A D | nvidia,tegra124-xusb-padctl.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/nvidia,tegra124-xusb-padctl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 21 Some of the lanes are high-speed lanes, which can be used for PCIe, SATA or 22 super-speed USB. Other lanes are for various types of low-speed, full-speed 23 or high-speed USB (such as UTMI, ULPI and HSIC). The XUSB pad controller 24 contains a software-configurable mux that sits between the I/O controller [all …]
|
H A D | nvidia,tegra186-xusb-padctl.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/nvidia,tegra186-xusb-padctl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 21 Some of the lanes are high-speed lanes, which can be used for PCIe, SATA or 22 super-speed USB. Other lanes are for various types of low-speed, full-speed 23 or high-speed USB (such as UTMI, ULPI and HSIC). The XUSB pad controller 24 contains a software-configurable mux that sits between the I/O controller [all …]
|
H A D | allwinner,sun8i-h3-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-h3-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner H3 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 19 - allwinner,sun8i-h3-usb-phy 20 - allwinner,sun50i-h616-usb-phy [all …]
|
H A D | allwinner,sun6i-a31-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun6i-a31-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A31 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun6i-a31-usb-phy 22 - description: PHY Control registers [all …]
|
H A D | allwinner,sun8i-r40-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-r40-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner R40 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun8i-r40-usb-phy 22 - description: PHY Control registers [all …]
|
H A D | allwinner,sun4i-a10-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun4i-a10-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A10 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 19 - allwinner,sun4i-a10-usb-phy 20 - allwinner,sun7i-a20-usb-phy [all …]
|
H A D | allwinner,sun8i-a83t-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-a83t-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A83t USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun8i-a83t-usb-phy 22 - description: PHY Control registers [all …]
|
/linux/Documentation/devicetree/bindings/usb/ |
H A D | usb-nop-xceiv.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/usb/usb-nop-xceiv.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: USB NOP PHY 10 - Rob Herring <robh@kernel.org> 14 const: usb-nop-xceiv 19 clock-names: 22 clock-frequency: true 24 '#phy-cells': [all …]
|
/linux/Documentation/devicetree/bindings/reset/ |
H A D | renesas,rzg2l-usbphy-ctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/reset/renesas,rzg2l-usbphy-ctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Biju Das <biju.das.jz@bp.renesas.com> 14 USB/PHY. 19 - enum: 20 - renesas,r9a07g043-usbphy-ctrl # RZ/G2UL and RZ/Five 21 - renesas,r9a07g044-usbphy-ctrl # RZ/G2{L,LC} 22 - renesas,r9a07g054-usbphy-ctrl # RZ/V2L [all …]
|
/linux/arch/arm/boot/dts/nvidia/ |
H A D | tegra124-apalis-v1.2-eval.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 3 * Copyright 2016-2018 Toradex AG 6 /dts-v1/; 8 #include <dt-bindings/input/input.h> 9 #include "tegra124-apalis-v1.2.dtsi" 13 compatible = "toradex,apalis-tk1-v1.2-eval", "toradex,apalis-tk1-eval", 14 "toradex,apalis-tk1-v1.2", "toradex,apalis-tk1", 28 stdout-path = "serial0:115200n8"; 40 hdmi-supply = <®_5v0>; 46 pex-perst-n-hog { [all …]
|
H A D | tegra124-apalis-eval.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR X11 3 * Copyright 2016-2019 Toradex AG 6 /dts-v1/; 8 #include <dt-bindings/input/input.h> 9 #include "tegra124-apalis.dtsi" 13 compatible = "toradex,apalis-tk1-eval", "toradex,apalis-tk1", 27 stdout-path = "serial0:115200n8"; 39 hdmi-supply = <®_5v0>; 45 pex-perst-n-hog { 46 gpio-hog; [all …]
|
H A D | tegra30-apalis-eval.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include "tegra30-apalis.dtsi" 9 compatible = "toradex,apalis_t30-eval", "toradex,apalis_t30", 23 stdout-path = "serial0:115200n8"; 46 hdmi-supply = <®_5v0>; 52 pex-perst-n-hog { 53 gpio-hog; 55 output-high; [all …]
|
H A D | tegra30-apalis-v1.1-eval.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include "tegra30-apalis-v1.1.dtsi" 9 compatible = "toradex,apalis_t30-v1.1-eval", "toradex,apalis_t30-eval", 10 "toradex,apalis_t30-v1.1", "toradex,apalis_t30", 24 stdout-path = "serial0:115200n8"; 47 hdmi-supply = <®_5v0>; 53 pex-perst-n-hog { 54 gpio-hog; [all …]
|
H A D | tegra30-colibri-eval-v3.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include "tegra30-colibri.dtsi" 9 compatible = "toradex,colibri_t30-eval-v3", "toradex,colibri_t30", 22 stdout-path = "serial0:115200n8"; 35 hdmi-supply = <®_5v0>; 39 /* Colibri UART-A */ 41 /delete-property/ dmas; 42 /delete-property/ dma-names; [all …]
|
H A D | tegra20-colibri-iris.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include "tegra20-colibri.dtsi" 9 compatible = "toradex,colibri_t20-iris", "toradex,colibri_t20", 22 stdout-path = "serial0:115200n8"; 35 hdmi-supply = <®_5v0>; 41 bl-on { 49 hotplug-detect { 85 uart-a { [all …]
|
H A D | tegra20-colibri-eval-v3.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include "tegra20-colibri.dtsi" 9 compatible = "toradex,colibri_t20-eval-v3", "toradex,colibri_t20", 22 stdout-path = "serial0:115200n8"; 35 hdmi-supply = <®_5v0>; 41 bl-on { 49 hotplug-detect { 85 uart-a { [all …]
|
/linux/Documentation/devicetree/bindings/power/supply/ |
H A D | richtek,rt9467.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - ChiYuan Huang <cy_huang@richtek.com> 11 - ChiaEn Wu <chiaen_wu@richtek.com> 14 RT9467 is a switch-mode single cell Li-Ion/Li-Polymer battery charger for 16 MOSFETs, input current sensing and regulation, high-accuracy voltage 20 The RT9467 also features USB On-The-Go (OTG) support. It also integrates 21 D+/D- pin for USB host/charging port detection. 24 https://www.richtek.com/assets/product_file/RT9467/DS9467-01.pdf [all …]
|
H A D | richtek,rt9471.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Alina Yu <alina_yu@richtek.com> 11 - ChiYuan Huang <cy_huang@richtek.com> 14 RT9471 is a switch-mode single cell Li-Ion/Li-Polymer battery charger for 15 portable applications. It supports USB BC1.2 port detection, current and 19 https://www.richtek.com/assets/product_file/RT9471=RT9471D/DS9471D-02.pdf 28 charge-enable-gpios: 32 wakeup-source: true [all …]
|
H A D | mt6360_charger.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Gene Chen <gene_chen@richtek.com> 18 const: mediatek,mt6360-chg 20 richtek,vinovp-microvolt: 25 usb-otg-vbus-regulator: 27 description: OTG boost regulator. 28 $ref: /schemas/regulator/regulator.yaml# 32 - compatible [all …]
|
H A D | qcom,pm8941-charger.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/power/supply/qcom,pm8941-charger.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Switch-Mode Battery Charger and Boost 10 - Sebastian Reichel <sre@kernel.org> 15 - qcom,pm8226-charger 16 - qcom,pm8941-charger 23 - description: charge done 24 - description: charge fast mode [all …]
|
H A D | mediatek,mt6370-charger.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/power/supply/mediatek,mt6370-charger.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - ChiaEn Wu <chiaen_wu@richtek.com> 18 const: mediatek,mt6370-charger 23 We need to use the IRQ "MT6370_IRQ_OVPCTRL_UVP_D" to know when USB 34 - description: irq of "USB is plugged in" 35 - description: irq of "BC1.2 is done" 36 - description: irq of "Minimum Input Voltage Regulation loop is active" [all …]
|
/linux/drivers/regulator/ |
H A D | qcom_usb_vbus-regulator.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 // Qualcomm PMIC VBUS output regulator driver 12 #include <linux/regulator/driver.h> 13 #include <linux/regulator/of_regulator.h> 46 struct device *dev = &pdev->dev; in qcom_usb_vbus_regulator_probe() 54 ret = of_property_read_u32(dev->of_node, "reg", &base); in qcom_usb_vbus_regulator_probe() 60 regmap = dev_get_regmap(dev->parent, NULL); in qcom_usb_vbus_regulator_probe() 63 return -ENOENT; in qcom_usb_vbus_regulator_probe() 66 init_data = of_get_regulator_init_data(dev, dev->of_node, in qcom_usb_vbus_regulator_probe() 69 return -ENOMEM; in qcom_usb_vbus_regulator_probe() [all …]
|