Home
last modified time | relevance | path

Searched +full:up +full:- +full:to (Results 1 – 25 of 1102) sorted by relevance

12345678910>>...45

/linux/Documentation/networking/dsa/
H A Dconfiguration.rst1 .. SPDX-License-Identifier: GPL-2.0
8 network configuration suites by now and has to be performed manually.
10 .. _dsa-config-showcases:
13 -----------------------
15 To configure a DSA switch a couple of commands need to be executed. In this
33 interface. The CPU port is the switch port connected to an Ethernet MAC chip.
37 The user interfaces depend on the conduit interface being up in order for them
38 to send or receive traffic. Prior to kernel v5.12, the state of the conduit
39 interface had to be managed explicitly by the user. Starting with kernel v5.12,
42 - when a DSA user interface is brought up, the conduit interface is
[all …]
H A Db53.rst1 .. SPDX-License-Identifier: GPL-2.0
20 The switch is, if possible, configured to enable a Broadcom specific 4-bytes
21 switch tag which gets inserted by the switch for every packet forwarded to the
30 configuration described in the :ref:`dsa-config-showcases`.
33 ----------------------------------
35 The tagging based configuration is desired. It is not specific to the b53
38 See :ref:`dsa-tagged-configuration`.
41 -------------------------------------
48 The configuration slightly differ from the :ref:`dsa-vlan-configuration`.
54 In difference to the configuration described in :ref:`dsa-vlan-configuration`
[all …]
/linux/drivers/tty/serial/
H A Domap-serial.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Driver for OMAP-UART controller.
14 * features like DMA, it makes easier to implement features like DMA and
16 * this driver as required for the omap-platform.
38 #include <linux/platform_data/serial-omap.h>
79 #define OMAP_UART_DMA_CH_FREE -1
118 /* timer to poll activity on rx dma */
172 static void serial_omap_mdr1_errataset(struct uart_omap_port *up, u8 mdr1);
174 static inline unsigned int serial_in(struct uart_omap_port *up, int offset) in serial_in() argument
176 offset <<= up->port.regshift; in serial_in()
[all …]
H A Dpxa.c1 // SPDX-License-Identifier: GPL-2.0+
11 * easier to add DMA support.
14 * If someone else wants to request an "official" allocation of major/minor
16 * to come from Intel might have more than 3 or 4 of those UARTs. Let's
18 * with the serial core maintainer satisfaction to appear soon.
52 static inline unsigned int serial_in(struct uart_pxa_port *up, int offset) in serial_in() argument
55 return readl(up->port.membase + offset); in serial_in()
58 static inline void serial_out(struct uart_pxa_port *up, int offset, int value) in serial_out() argument
61 writel(value, up->port.membase + offset); in serial_out()
66 struct uart_pxa_port *up = (struct uart_pxa_port *)port; in serial_pxa_enable_ms() local
[all …]
H A Dserial_txx9.c1 // SPDX-License-Identifier: GPL-2.0
10 * Copyright (C) 2000-2002 Toshiba Corporation
159 static inline unsigned int sio_in(struct uart_port *up, int offset) in sio_in() argument
161 switch (up->iotype) { in sio_in()
163 return __raw_readl(up->membase + offset); in sio_in()
165 return inl(up->iobase + offset); in sio_in()
170 sio_out(struct uart_port *up, int offset, int value) in sio_out() argument
172 switch (up->iotype) { in sio_out()
174 __raw_writel(value, up->membase + offset); in sio_out()
177 outl(value, up->iobase + offset); in sio_out()
[all …]
H A Dsunzilog.c1 // SPDX-License-Identifier: GPL-2.0
9 * much has been rewritten. Credits therefore go out to Eddie
48 /* On 32-bit sparcs we need to delay after register accesses
49 * to accommodate sun4 systems, but we do not need to flush writes.
50 * On 64-bit sparc we only need to flush single writes to ensure
61 readb(&((__channel)->control))
105 #define ZILOG_CHANNEL_FROM_PORT(PORT) ((struct zilog_channel __iomem *)((PORT)->membase))
108 #define ZS_IS_KEYB(UP) ((UP)->flags & SUNZILOG_FLAG_CONS_KEYB) argument
109 #define ZS_IS_MOUSE(UP) ((UP)->flags & SUNZILOG_FLAG_CONS_MOUSE) argument
110 #define ZS_IS_CONS(UP) ((UP)->flags & SUNZILOG_FLAG_IS_CONS) argument
[all …]
H A Dar933x_uart.c1 // SPDX-License-Identifier: GPL-2.0
3 * Atheros AR933X SoC built-in UART driver
31 #include <asm/mach-ath79/ar933x_uart.h>
35 #define DRIVER_NAME "ar933x-uart"
57 static inline unsigned int ar933x_uart_read(struct ar933x_uart_port *up, in ar933x_uart_read() argument
60 return readl(up->port.membase + offset); in ar933x_uart_read()
63 static inline void ar933x_uart_write(struct ar933x_uart_port *up, in ar933x_uart_write() argument
66 writel(value, up->port.membase + offset); in ar933x_uart_write()
69 static inline void ar933x_uart_rmw(struct ar933x_uart_port *up, in ar933x_uart_rmw() argument
76 t = ar933x_uart_read(up, offset); in ar933x_uart_rmw()
[all …]
H A Dsunsab.c1 // SPDX-License-Identifier: GPL-2.0
7 * Rewrote buffer handling to use CIRC(Circular Buffer) macros.
10 * Fixed to use tty_get_baud_rate, and to allow for arbitrary baud
11 * rates to be programmed into the UART. Also eliminated a lot of
13 * Theodore Ts'o <tytso@mit.edu>, 2001-Oct-12
15 * Ported to new 2.5.x UART layer.
64 * can cause garbage characters to get emitted by the chip.
92 static __inline__ void sunsab_tec_wait(struct uart_sunsab_port *up) in sunsab_tec_wait() argument
94 int timeout = up->tec_timeout; in sunsab_tec_wait()
96 while ((readb(&up->regs->r.star) & SAB82532_STAR_TEC) && --timeout) in sunsab_tec_wait()
[all …]
/linux/Documentation/admin-guide/aoe/
H A Daoe.rst4 ATA over Ethernet is a network protocol that provides simple access to
11 http://support.coraid.com/support/linux/EtherDrive-2.6-HOWTO.html
16 http://support.coraid.com/support/linux/EtherDrive-2.6-HOWTO-5.html#ss5.19
18 The aoetools are userland programs that are designed to work with this
23 The scripts in this Documentation/admin-guide/aoe directory are intended to
32 automatically, but to create all the necessary device nodes, use the
35 There is a udev-install.sh script that shows how to install these
38 There is also an autoload script that shows how to edit
39 /etc/modprobe.d/aoe.conf to ensure that the aoe module is loaded when
40 necessary. Preloading the aoe module is preferable to autoloading,
[all …]
/linux/lib/crypto/mpi/
H A Dmpih-mul.c1 // SPDX-License-Identifier: GPL-2.0-or-later
2 /* mpihelp-mul.c - MPI helper functions
10 * way the data is stored; this is to support the abstraction
12 * to avoid revealing of sensitive data due to paging etc.
14 * however I decided to publish this code under the plain GPL.
18 #include "mpi-internal.h"
21 #define MPN_MUL_N_RECURSE(prodp, up, vp, size, tspace) \ argument
24 mul_n_basecase(prodp, up, vp, size); \
26 mul_n(prodp, up, vp, size, tspace); \
29 #define MPN_SQR_N_RECURSE(prodp, up, size, tspace) \ argument
[all …]
/linux/drivers/net/can/usb/
H A Ducan.c1 // SPDX-License-Identifier: GPL-2.0
41 /* the CAN controller needs a while to enable/disable the bus */
48 * ------------------------
64 * m[n] is is aligned to a 4 byte boundary, hence
79 /* start the can transceiver - val defines the operation mode */
83 /* send can transceiver into low-power sleep mode */
85 /* wake up can transceiver from low-power sleep mode */
89 /* get piece of info from the can transceiver - subcmd defines what
93 /* clear or disable hardware filter - subcmd defines which of the two */
97 /* recover from bus-off state */
[all …]
/linux/drivers/net/ethernet/mellanox/mlx5/core/
H A Duar.c2 * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
14 * - Redistributions of source code must retain the above
18 * - Redistributions in binary form must reproduce the above
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
74 system_page_index = index >> (PAGE_SHIFT - MLX5_ADAPTER_PAGE_SHIFT); in uar2pfn()
78 return (mdev->bar_addr >> PAGE_SHIFT) + system_page_index; in uar2pfn()
83 struct mlx5_uars_page *up = container_of(kref, struct mlx5_uars_page, ref_count); in up_rel_func() local
85 list_del(&up->list); in up_rel_func()
[all …]
/linux/include/linux/
H A Dserial_core.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
25 ((port)->cons && (port)->cons->index == (port)->line)
37 * struct uart_ops -
605 __uart_port_lock_irqsave(struct uart_port * up,unsigned long * flags) __uart_port_lock_irqsave() argument
614 __uart_port_unlock_irqrestore(struct uart_port * up,unsigned long flags) __uart_port_unlock_irqrestore() argument
628 uart_port_set_cons(struct uart_port * up,struct console * con) uart_port_set_cons() argument
638 __uart_port_using_nbcon(struct uart_port * up) __uart_port_using_nbcon() argument
663 __uart_port_nbcon_try_acquire(struct uart_port * up) __uart_port_nbcon_try_acquire() argument
672 __uart_port_nbcon_acquire(struct uart_port * up) __uart_port_nbcon_acquire() argument
682 __uart_port_nbcon_release(struct uart_port * up) __uart_port_nbcon_release() argument
694 uart_port_lock(struct uart_port * up) uart_port_lock() argument
704 uart_port_lock_irq(struct uart_port * up) uart_port_lock_irq() argument
715 uart_port_lock_irqsave(struct uart_port * up,unsigned long * flags) uart_port_lock_irqsave() argument
727 uart_port_trylock(struct uart_port * up) uart_port_trylock() argument
747 uart_port_trylock_irqsave(struct uart_port * up,unsigned long * flags) uart_port_trylock_irqsave() argument
764 uart_port_unlock(struct uart_port * up) uart_port_unlock() argument
774 uart_port_unlock_irq(struct uart_port * up) uart_port_unlock_irq() argument
785 uart_port_unlock_irqrestore(struct uart_port * up,unsigned long flags) uart_port_unlock_irqrestore() argument
791 serial_port_in(struct uart_port * up,int offset) serial_port_in() argument
796 serial_port_out(struct uart_port * up,int offset,int value) serial_port_out() argument
841 uart_xmit_advance(struct uart_port * up,unsigned int chars) uart_xmit_advance() argument
849 uart_fifo_out(struct uart_port * up,unsigned char * buf,unsigned int chars) uart_fifo_out() argument
860 uart_fifo_get(struct uart_port * up,unsigned char * ch) uart_fifo_get() argument
[all...]
/linux/drivers/tty/serial/8250/
H A D8250_mtk.c1 // SPDX-License-Identifier: GPL-2.0+
19 #include <linux/dma-mapping.h>
89 static void mtk8250_rx_dma(struct uart_8250_port *up);
93 struct uart_8250_port *up = param; in mtk8250_dma_rx_complete() local
94 struct uart_8250_dma *dma = up->dma; in mtk8250_dma_rx_complete()
95 struct mtk8250_data *data = up->port.private_data; in mtk8250_dma_rx_complete()
96 struct tty_port *tty_port = &up->port.state->port; in mtk8250_dma_rx_complete()
102 if (data->rx_status == DMA_RX_SHUTDOWN) in mtk8250_dma_rx_complete()
105 uart_port_lock_irqsave(&up->port, &flags); in mtk8250_dma_rx_complete()
107 dmaengine_tx_status(dma->rxchan, dma->rx_cookie, &state); in mtk8250_dma_rx_complete()
[all …]
H A D8250_uniphier.c1 // SPDX-License-Identifier: GPL-2.0+
16 * This hardware is similar to 8250, but its register map is a bit different:
17 * - MMIO32 (regshift = 2)
18 * - FCR is not at 2, but 3
19 * - LCR and MCR are not at 3 and 4, they share 4
20 * - No SCR (Instead, CHAR can be used as a scratch register)
21 * - Divisor latch at 9, no divisor latch access bit
43 if (!device->port.membase) in uniphier_early_console_setup()
44 return -ENODEV; in uniphier_early_console_setup()
47 device->port.iotype = UPIO_MEM32; in uniphier_early_console_setup()
[all …]
H A D8250_ce4100.c1 // SPDX-License-Identifier: GPL-2.0-only
21 offset = offset << p->regshift; in mem_serial_in()
22 return readl(p->membase + offset); in mem_serial_in()
29 * bit of LSR register in interrupt handler to see whether at least one of these
32 * errata number 9 in Errata - B step.
49 /* now check to see if the UART should be generating an interrupt (but isn't) */ in ce4100_mem_serial_in()
58 offset <<= p->regshift; in ce4100_mem_serial_out()
59 writel(value, p->membase + offset); in ce4100_mem_serial_out()
62 static void ce4100_serial_fixup(int port, struct uart_port *up, u32 *capabilities) in ce4100_serial_fixup() argument
67 * asm/serial.h. Using the ioport driver then switching to the in ce4100_serial_fixup()
[all …]
/linux/Documentation/networking/
H A Dvrf.rst1 .. SPDX-License-Identifier: GPL-2.0
10 The VRF device combined with ip rules provides the ability to create virtual
11 routing and forwarding domains (aka VRFs, VRF-lite to be specific) in the
12 Linux network stack. One use case is the multi-tenancy problem where each
16 Processes can be "VRF aware" by binding a socket to the VRF device. Packets
20 (ie., they do not need to be run in each VRF). The design also allows
21 the use of higher priority ip rules (Policy Based Routing, PBR) to take
24 In addition, VRF devices allow VRFs to be nested within namespaces. For
30 ------
32 are then enslaved to a VRF device::
[all …]
/linux/tools/testing/selftests/drivers/net/mlxsw/
H A Dvxlan.sh2 # SPDX-License-Identifier: GPL-2.0
4 # Test various aspects of VxLAN offloading which are specific to mlxsw, such
45 ip link set dev $swp1 up
46 ip link set dev $swp2 up
91 ip link add name vxlan0 up type vxlan id 10 nolearning $UDPCSUM_FLAFS \
99 log_test "vxlan device - valid configuration"
108 ip link add name vxlan0 up type vxlan id 10 nolearning $UDPCSUM_FLAFS \
116 log_test "vxlan device with a vlan-aware bridge"
125 ip link add name vxlan0 up type vxlan id 10 nolearning $UDPCSUM_FLAFS \
141 ip link add name dummy1 up type dummy
[all …]
/linux/Documentation/arch/arm/
H A Dcluster-pm-race-avoidance.rst2 Cluster-wide Power-up/power-down race avoidance algorithm
5 This file documents the algorithm which is used to coordinate CPU and
6 cluster setup and teardown operations and to manage hardware coherency
16 ---------
18 In a system containing multiple CPUs, it is desirable to have the
19 ability to turn off individual CPUs when the system is idle, reducing
23 to have the ability to turn off entire clusters.
27 of independently running CPUs, while the OS continues to run. This
28 means that we need some coordination in order to ensure that critical
29 cluster-level operations are only performed when it is truly safe to do
[all …]
/linux/Documentation/filesystems/
H A Didmappings.rst1 .. SPDX-License-Identifier: GPL-2.0
7 reading from or writing ownership to disk, reporting ownership to userspace, or
9 want to know how idmappings work.
12 ------------
23 on, we will always prefix ids with ``u`` or ``k`` to make it clear whether
26 To see what this looks like in practice, let's take the following idmapping::
32 u22 -> k10000
33 u23 -> k10001
34 u24 -> k10002
36 From a mathematical viewpoint ``U`` and ``K`` are well-ordered sets and an
[all …]
/linux/fs/hpfs/
H A Ddnode.c1 // SPDX-License-Identifier: GPL-2.0
5 * Mikulas Patocka (mikulas@artax.karlin.mff.cuni.cz), 1998-1999
7 * handling directory dnode tree - adding, deleteing & searching for dirents
18 if (de == fde) return ((loff_t) le32_to_cpu(d->self) << 4) | (loff_t)i; in get_pos()
22 return ((loff_t)le32_to_cpu(d->self) << 4) | (loff_t)1; in get_pos()
31 if (hpfs_inode->i_rddir_off) in hpfs_add_pos()
32 for (; hpfs_inode->i_rddir_off[i]; i++) in hpfs_add_pos()
33 if (hpfs_inode->i_rddir_off[i] == pos) in hpfs_add_pos()
39 return -ENOMEM; in hpfs_add_pos()
41 if (hpfs_inode->i_rddir_off) { in hpfs_add_pos()
[all …]
/linux/drivers/mtd/maps/
H A Dsun_uflash.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* sun_uflash.c - Driver for user-programmable flash on
5 * This driver does NOT provide access to the OBP-flash for
6 * safety reasons-- use <linux>/drivers/sbus/char/flash.c instead.
31 #define UFLASH_BUSWIDTH 1 /* EBus is 8-bit */
34 MODULE_DESCRIPTION("User-programmable flash device on Sun Microsystems boardsets");
45 .name = "SUNW,???-????",
52 struct uflash_dev *up; in uflash_devinit() local
54 if (op->resource[1].flags) { in uflash_devinit()
55 /* Non-CFI userflash device-- once I find one we in uflash_devinit()
[all …]
/linux/Documentation/power/
H A Dswsusp-dmcrypt.rst2 How to use dm-crypt and swsusp together
10 You know how dm-crypt works. If not, visit the following web page:
11 http://www.saout.de/misc/dm-crypt/
13 You did read Documentation/admin-guide/initrd.rst and know how an initrd works.
14 You know how to create or how to modify an initrd.
16 Now your system is properly set up, your disk is encrypted except for
21 At this point you want to encrypt your swap, too. Still you want to
22 be able to suspend using swsusp. This, however, means that you
23 have to be able to either enter a passphrase or that you read
25 or an usb stick prior to resume. So you need an initrd, that sets
[all …]
/linux/tools/perf/pmu-events/arch/x86/ivytown/
H A Duncore-cache.json15 …to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter …
24 …- this includes code, data, prefetches and hints coming from L2. This has numerous filters availa…
34 …- this includes code, data, prefetches and hints coming from L2. This has numerous filters availa…
44 …- this includes code, data, prefetches and hints coming from L2. This has numerous filters availa…
54 …- this includes code, data, prefetches and hints coming from L2. This has numerous filters availa…
64 …- this includes code, data, prefetches and hints coming from L2. This has numerous filters availa…
104 …N_BOX_FILTER.nid. In conjunction with STATE = I, it is possible to monitor misses to specific NI…
124 … state. This is useful for determining if it might be good for a workload to use RspIWB instead o…
164 "PublicDescription": "How often age was set to 0",
174 "PublicDescription": "How often age was set to 1",
[all …]
/linux/arch/arm/mach-omap2/
H A Dclockdomain.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2008-2011 Texas Instruments, Inc.
6 * Copyright (C) 2008-2011 Nokia Corporation
22 #include <linux/clk-provider.h>
37 /* array of clockdomain deps to be added/removed when clkdm in hwsup mode */
56 if (!strcmp(name, temp_clkdm->name)) { in _clkdm_lookup()
66 * _clkdm_register - register a clockdomain
67 * @clkdm: struct clockdomain * to register
69 * Adds a clockdomain to the internal clockdomain list.
70 * Returns -EINVAL if given a null pointer, -EEXIST if a clockdomain is
[all …]

12345678910>>...45