Home
last modified time | relevance | path

Searched full:udi (Results 1 – 5 of 5) sorted by relevance

/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmediatek,mt7981-pinctrl.yaml112 "udi" "udi" 9, 10, 11, 12, 13
161 enum: [wa_aice, dfd, jtag, pta, pcm, udi, usb, ant, eth, i2c, led,
215 const: udi
219 enum: [udi]
H A Dmediatek,mt7988-pinctrl.yaml190 "udi" "udi" 32, 33, 34, 35, 36
211 uart, udi, usb, watchdog]
362 const: udi
366 const: udi
/linux/drivers/gpu/drm/gma500/
H A Dpsb_intel_reg.h286 /* Pipe A SDVO/UDI clock multiplier/divider register for G965. */
288 /* Pipe B SDVO/UDI clock multiplier/divider register for G965. */
291 * UDI pixel divider, controlling how many pixels are stuffed into a packet.
297 /* UDI pixel divider for VGA, same as DPLL_MD_UDI_DIVIDER_MASK. */
301 * SDVO/UDI pixel multiplier.
320 * SDVO/UDI pixel multiplier for VGA, same as DPLL_MD_UDI_MULTIPLIER_MASK.
/linux/arch/mips/mm/
H A Dtlbex.c2368 …pr_debug("PWField (0x%0*lx): GDI: 0x%02lx UDI: 0x%02lx MDI: 0x%02lx PTI: 0x%02lx PTEI: 0x%02lx… in print_htw_config()
2406 * The default value of GDI/UDI/MDI/PTI is 0xc. It is illegal to in config_htw_params()
/linux/arch/powerpc/xmon/
H A Dppc-opc.c870 /* Xilinx UDI related masks and macros */