Home
last modified time | relevance | path

Searched full:u3 (Results 1 – 25 of 86) sorted by relevance

1234

/linux/arch/powerpc/include/asm/
H A Duninorth.h6 * machines and U3 (G5)
14 * Uni-N and U3 config space reg. definitions
20 /* Not U3 */
26 /* Not U3 */
38 /* The following seems to only be used only on U3 <j.glisse@gmail.com> */
110 #define UNI_N_VERSION_300 0x0030 /* 3.0 (U3 on G5) */
210 * U3 specific registers
214 /* U3 Toggle */
220 /* U3 API PHY Config 1 */
223 /* U3 HyperTransport registers */
/linux/Documentation/devicetree/bindings/phy/
H A Dmediatek,tphy.yaml25 u3 port0 0x0900 U3PHYD
30 u3 port1 0x1100 U3PHYD
42 u3 port0 0x0700 SPLLC
51 u3 port1 0x1700 SPLLC
60 SPLLC shared by u3 ports and FMREG shared by u2 ports on V1 are put back
61 into each port; a new bank MISC for u2 ports and CHIP for u3 ports are
183 - description: internal R efuse for U2 PHY or U3/PCIe PHY
184 - description: rx_imp_sel efuse for U3/PCIe PHY
185 - description: tx_imp_sel efuse for U3/PCIe PHY
188 Available only for U2 PHY or U3/PCIe PHY of version 2/3, these
[all …]
H A Dmediatek,xsphy.yaml57 Register shared by multiple U3 ports, exclude port's private register,
135 The selection of Internal Resistor (U2/U3 phy)
142 The selection of TX Impedance (U3 phy)
149 The selection of RX Impedance (U3 phy)
/linux/arch/arm/boot/dts/samsung/
H A Dexynos4412-odroidu3.dts3 * Hardkernel's Exynos4412 based ODROID-U3 board device tree source
7 * Device tree source file for Hardkernel's ODROID-U3 board which is based
17 model = "Hardkernel ODROID-U3 board based on Exynos4412";
18 compatible = "hardkernel,odroid-u3", "samsung,exynos4412", "samsung,exynos4";
137 model = "Odroid-U3";
H A Dexynos4412-odroid-common.dtsi3 * Common definition for Hardkernel's Exynos4412 based ODROID-X/X2/U2/U3 boards
417 * Only U3 uses it, so let it define the
489 * X2 and U3.
/linux/arch/powerpc/sysdev/
H A Ddart_iommu.c13 * Dynamic DMA mapping support, Apple U3, U4 & IBM CPC925 "DART" iommu.
96 "time. Buggy U3 ?"); in dart_tlb_invalidate_all()
184 /* On U3, all memory is contiguous, so we can move this in dart_build()
319 dart_is_u4 ? "U4" : "U3"); in dart_init()
394 dn = of_find_compatible_node(NULL, "dart", "u3-dart"); in iommu_init_early_dart()
H A Dmpic_msi.c36 pr_debug("mpic: found U3, guessing msi allocator setup\n"); in mpic_msi_reserve_u3_hwirqs()
40 * This is a bit of a mix of U3 and U4 reserves but that's going in mpic_msi_reserve_u3_hwirqs()
H A Ddart.h26 /* U3 registers */
/linux/net/sched/
H A Dact_ct.c102 if (memcmp(&target.src.u3, &tuple->src.u3, sizeof(target.src.u3))) in tcf_ct_flow_table_add_action_nat_ipv4()
106 be32_to_cpu(target.src.u3.ip)); in tcf_ct_flow_table_add_action_nat_ipv4()
107 if (memcmp(&target.dst.u3, &tuple->dst.u3, sizeof(target.dst.u3))) in tcf_ct_flow_table_add_action_nat_ipv4()
111 be32_to_cpu(target.dst.u3.ip)); in tcf_ct_flow_table_add_action_nat_ipv4()
132 if (memcmp(&target.src.u3, &tuple->src.u3, sizeo in tcf_ct_flow_table_add_action_nat_ipv6()
[all...]
H A Dcls_flow.c162 return ntohl(CTTUPLE(skb, src.u3.ip)); in flow_get_nfct_src()
164 return ntohl(CTTUPLE(skb, src.u3.ip6[3]));
175 return ntohl(CTTUPLE(skb, dst.u3.ip)); in flow_get_nfct_dst()
177 return ntohl(CTTUPLE(skb, dst.u3.ip6[3]));
/linux/Documentation/devicetree/bindings/
H A Dincomplete-devices.yaml139 - u3-agp
140 - u3-dart
141 - u3-ht
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-usb-lvstest39 Write to this node to issue "U3 entry" for Link Layer
46 Write to this node to issue "U3 exit" for Link Layer
/linux/drivers/char/agp/
H A Duninorth-agp.c132 /* Assume U3 or later on PPC64 systems */ in uninorth_configure()
250 * We need to set REQ_DEPTH to 7 for U3 versions 1.0, 2.1, in uninorth_agp_enable()
494 * Not sure that u3 supports that high aperture sizes but it
584 .chipset_name = "U3",
632 /* Locate G5 u3 */ in agp_uninorth_probe()
635 uninorth_node = of_find_node_by_name(NULL, "u3"); in agp_uninorth_probe()
727 MODULE_DESCRIPTION("Apple UniNorth & U3 AGP support");
H A DKconfig126 tristate "Apple UniNorth & U3 AGP support"
130 UniNorth or U3 (Apple G5) bridge.
/linux/net/netfilter/
H A Dxt_conntrack.c44 return conntrack_addrcmp(&ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.src.u3, in conntrack_mt_origsrc()
53 return conntrack_addrcmp(&ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.dst.u3, in conntrack_mt_origdst()
62 return conntrack_addrcmp(&ct->tuplehash[IP_CT_DIR_REPLY].tuple.src.u3, in conntrack_mt_replsrc()
71 return conntrack_addrcmp(&ct->tuplehash[IP_CT_DIR_REPLY].tuple.dst.u3, in conntrack_mt_repldst()
H A Dnf_nat_helper.c190 = ct->master->tuplehash[!exp->dir].tuple.dst.u3; in nf_nat_follow_master()
197 = ct->master->tuplehash[!exp->dir].tuple.src.u3; in nf_nat_follow_master()
H A Dxt_HMARK.c92 t->src = hmark_addr_mask(otuple->src.l3num, otuple->src.u3.ip6, in hmark_ct_set_htuple()
94 t->dst = hmark_addr_mask(otuple->src.l3num, rtuple->src.u3.ip6, in hmark_ct_set_htuple()
/linux/drivers/usb/mtu3/
H A Dmtu3_host.c172 /* power on and enable u3 ports except skipped ones */ in ssusb_host_enable()
212 /* power down and disable u3 ports except skipped ones */ in ssusb_host_disable()
257 /* power on u3 ports except skipped ones */ in ssusb_host_resume()
289 /* power down u3 ports except skipped ones */ in ssusb_host_suspend()
H A Dmtu3_core.c95 /* only port0 of U2/U3 supports device mode */
184 /* Clear U3 LTSSM interrupts status */ in mtu3_intr_status_clear()
217 /* Enable U3 LTSSM interrupts */ in mtu3_intr_enable()
241 /* disable U3 SS function */ in mtu3_set_speed()
285 /* automatically build U2 link when U3 detect fail */ in mtu3_csr_init()
297 /* reset: u2 - data toggle, u3 - SeqN, flow control status etc */
660 /* U2/U3 detected by HW */ in mtu3_regs_init()
824 /* device's u3 port (port0) is disabled */ in mtu3_check_params()
869 mtu->u3_capable ? "U3" : "U2"); in mtu3_hw_init()
/linux/drivers/macintosh/
H A Dwindfarm_pm72.c438 /* Backside/U3 fan */
508 struct device_node *u3; in backside_setup_pid() local
511 u3 = of_find_node_by_path("/u3@0,f8000000"); in backside_setup_pid()
512 if (u3 != NULL) { in backside_setup_pid()
513 const u32 *vers = of_get_property(u3, "device-rev", NULL); in backside_setup_pid()
517 of_node_put(u3); in backside_setup_pid()
/linux/arch/powerpc/platforms/powermac/
H A Dpci.c103 * Apple MacRISC (U3, UniNorth, Bandit, Chaos) PCI controllers.
118 * The U3 is the bridge used on G5 machines. It contains an
216 * These versions of U3 HyperTransport config space access ops do not
714 printk(KERN_ERR "PCI: Failed to get U3/U4 HT resources !\n"); in setup_u3_ht()
804 if (of_device_is_compatible(dev, "u3-agp")) { in pmac_add_bridge()
806 disp_name = "U3-AGP"; in pmac_add_bridge()
808 } else if (of_device_is_compatible(dev, "u3-ht")) { in pmac_add_bridge()
810 disp_name = "U3-HT"; in pmac_add_bridge()
889 /* Fixup the PCI<->OF mapping for U3 AGP due to bus renumbering. We in pmac_pci_root_bridge_prepare()
1246 if (bus->self == NULL && (of_device_is_compatible(node, "u3-agp") || in pmac_pci_probe_mode()
[all …]
/linux/drivers/usb/host/
H A Dxhci-port.h87 * - U3 to Resume Wakeup signaling from a device
90 * - U3 to Recovery to U0 Software resume of USB 3.0 device complete
91 * - U3 to U0 Software resume of USB 2.0 device complete
/linux/drivers/gpu/drm/amd/display/dc/dsc/
H A Ddscc_types.h45 uint32_t bytes_per_pixel; /* In u3.28 format */
/linux/Documentation/devicetree/bindings/sound/
H A Dsamsung,odroid.yaml57 For Odroid U3, XU3: "Headphone Jack", "Speakers"
/linux/tools/testing/selftests/bpf/progs/
H A Dtest_bpf_nf.c220 if (tuple->dst.u3.ip == saddr.ip && in nf_ct_test()
223 if (tuple->src.u3.ip == daddr.ip && in nf_ct_test()

1234