Home
last modified time | relevance | path

Searched full:sw0 (Results 1 – 12 of 12) sorted by relevance

/linux/Documentation/driver-api/cxl/linux/
H A Daccess-coordinates.rst57 L(SW0) - Latency for the switch from SW0 CDAT SSLBIS.
58 L(L0) - Link latency between SW0 and RP0
65 B(SW0) - Bandwidth for the switch from SW0 CDAT SSLBIS.
66 B(L0) - Link bandwidth between SW0 and RP0
/linux/Documentation/devicetree/bindings/mfd/
H A Dmaxim,max5970.yaml113 sw0_ref_0: sw0 {
147 sw0_ref_1: sw0 {
/linux/drivers/rtc/
H A Drtc-ssd202d.c153 unsigned int sw0, base, counter; in ssd202d_rtc_read_time() local
158 ssd202d_rtc_read_reg(priv, REG_CTRL, SW0_RD_BIT, &sw0); in ssd202d_rtc_read_time()
159 if (sw0 != 1) in ssd202d_rtc_read_time()
/linux/sound/soc/amd/ps/
H A Dacp63.h333 * @acp70_sdw0_wake_event: flag set to true when wake irq asserted for SW0 instance
341 * manager-SW0 instance
345 * manager-SW0 instance
/linux/arch/s390/kernel/
H A Dtime.c290 unsigned int sw0, sw1; in get_phys_clock() local
293 sw0 = atomic_read(sw_ptr); in get_phys_clock()
297 if (sw0 == sw1 && (sw0 & 0x80000000U)) in get_phys_clock()
/linux/Documentation/networking/device_drivers/ethernet/ti/
H A Dam65_nuss_cpsw_switchdev.rst17 ATTR{phys_port_name}!="", NAME="sw0$attr{phys_port_name}"
H A Dcpsw_switchdev.rst20 ATTR{phys_port_name}!="", NAME="sw0$attr{phys_port_name}"
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm958625-meraki-alamo.dtsi258 label = "sw0";
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-ipq8064-rb3011.dts428 sw0_reset_pin: sw0-reset-state {
/linux/sound/soc/sof/amd/
H A Dacp.h267 /* acp70_sdw0_wake_event flag set to true when wake irq asserted for SW0 instance */
/linux/drivers/regulator/
H A Dmax5970-regulator.c381 MAX597X_SWITCH(sw0, MAX5970_REG_CHXEN, 0, "vss1"),
/linux/arch/mips/kernel/
H A Dsmp-bmips.c401 * Wakeup is on SW0 or SW1; disable everything else in play_dead()