Home
last modified time | relevance | path

Searched +full:ssi +full:- +full:2 (Results 1 – 25 of 310) sorted by relevance

12345678910>>...13

/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Drenesas,rz-ssi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/renesas,rz-ssi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas RZ/{G2L,V2L} ASoC Sound Serial Interface (SSIF-2)
10 - Biju Das <biju.das.jz@bp.renesas.com>
13 - $ref: dai-common.yaml#
18 - enum:
19 - renesas,r9a07g043-ssi # RZ/G2UL and RZ/Five
20 - renesas,r9a07g044-ssi # RZ/G2{L,LC}
[all …]
H A Dfsl,ssi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/fsl,ssi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Shengjiu Wang <shengjiu.wang@nxp.com>
13 Notes on fsl,playback-dma and fsl,capture-dma
14 On SOCs that have an SSI, specific DMA channels are hard-wired for playback
16 playback and DMA channel 1 for capture. SSI2 must use DMA channel 2 for
18 DMA controller to use, but the channels themselves are hard-wired. The
22 "fsl,playback-dma" and "fsl,capture-dma" must be marked as compatible with
[all …]
H A Drenesas,rsnd.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas R-Car Sound Driver
10 - Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
17 - items:
18 - enum:
19 - renesas,rcar_sound-r8a7778 # R-Car M1A
20 - renesas,rcar_sound-r8a7779 # R-Car H1
21 - const: renesas,rcar_sound-gen1
[all …]
H A Dfsl,ssi.txt3 The SSI is a serial device that communicates with audio codecs. It can
4 be programmed in AC97, I2S, left-justified, or right-justified modes.
7 - compatible: Compatible list, should contain one of the following
9 fsl,mpc8610-ssi
10 fsl,imx51-ssi
11 fsl,imx35-ssi
12 fsl,imx21-ssi
13 - cell-index: The SSI, <0> = SSI1, <1> = SSI2, and so on.
14 - reg: Offset and length of the register set for the device.
15 - interrupts: <a b> where a is the interrupt number and b is a
[all …]
H A Drenesas,rsnd.txt1 Renesas R-Car sound
7 Renesas R-Car and RZ/G sound is constructed from below modules
11 - SRC : Sampling Rate Converter
12 - CMD
13 - CTU : Channel Transfer Unit
14 - MIX : Mixer
15 - DVC : Digital Volume and Mute Function
17 SSI : Serial Sound Interface
25 Multi channel is supported by Multi-SSI, o
[all...]
/freebsd/contrib/wpa/src/ap/
H A Dnan_usd_ap.c32 return hostapd_drv_send_action(hapd, hapd->iface->freq, 0, dst, in hostapd_nan_de_tx()
47 const u8 *ssi, size_t ssi_len, in hostapd_nan_de_discovery_result() argument
54 ssi_hex = os_zalloc(2 * ssi_len + 1); in hostapd_nan_de_discovery_result()
57 if (ssi) in hostapd_nan_de_discovery_result()
58 wpa_snprintf_hex(ssi_hex, 2 * ssi_len + 1, ssi, ssi_len); in hostapd_nan_de_discovery_result()
59 wpa_msg(hapd->msg_ctx, MSG_INFO, NAN_DISCOVERY_RESULT in hostapd_nan_de_discovery_result()
61 " fsd=%d fsd_gas=%d srv_proto_type=%u ssi=%s", in hostapd_nan_de_discovery_result()
72 const u8 *ssi, size_t ssi_len) in hostapd_nan_de_replied() argument
77 ssi_hex = os_zalloc(2 * ssi_len + 1); in hostapd_nan_de_replied()
80 if (ssi) in hostapd_nan_de_replied()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/spi/
H A Dsnps,dw-apb-ssi.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/spi/snps,dw-apb-ssi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Mark Brown <broonie@kernel.org>
13 - $ref: spi-controller.yaml#
14 - if:
19 - mscc,ocelot-spi
20 - mscc,jaguar2-spi
24 minItems: 2
[all …]
/freebsd/contrib/wpa/src/common/
H A Dnan_de.c37 struct wpabuf *ssi; member
54 /* Publish state - channel iteration */
89 os_memcpy(de->nmi, nmi, ETH_ALEN); in nan_de_init()
90 de->ap = ap; in nan_de_init()
91 os_memcpy(&de->cb, cb, sizeof(*cb)); in nan_de_init()
99 os_free(srv->service_name); in nan_de_service_free()
100 wpabuf_free(srv->ssi); in nan_de_service_free()
101 wpabuf_free(srv->elems); in nan_de_service_free()
102 os_free(srv->freq_list); in nan_de_service_free()
112 if (srv->type == NAN_DE_PUBLISH && de->cb.publish_terminated) in nan_de_service_deinit()
[all …]
/freebsd/contrib/wpa/wpa_supplicant/
H A Dnan_usd.c26 return "no-ack"; in tx_status_result_txt()
41 if (!wpa_s->nan_de) in wpas_nan_de_tx_status()
49 nan_de_tx_status(wpa_s->nan_de, freq, dst); in wpas_nan_de_tx_status()
67 wpabuf_free(twork->buf); in wpas_nan_usd_tx_work_free()
76 if (!wpa_s->nan_usd_tx_work) in wpas_nan_usd_tx_work_done()
79 twork = wpa_s->nan_usd_tx_work->ctx; in wpas_nan_usd_tx_work_done()
81 radio_work_done(wpa_s->nan_usd_tx_work); in wpas_nan_usd_tx_work_done()
82 wpa_s->nan_usd_tx_work = NULL; in wpas_nan_usd_tx_work_done()
104 struct wpa_supplicant *wpa_s = work->wpa_s; in wpas_nan_usd_start_tx_cb()
105 struct wpas_nan_usd_tx_work *twork = work->ctx; in wpas_nan_usd_start_tx_cb()
[all …]
/freebsd/sys/contrib/device-tree/src/arm/renesas/
H A Dr8a7778.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car M1A (R8A77781) SoC
14 #include <dt-bindings/clock/r8a7778-clock.h>
15 #include <dt-bindings/interrupt-controller/arm-gic.h>
16 #include <dt-bindings/interrupt-controller/irq.h>
20 interrupt-parent = <&gic>;
21 #address-cells = <1>;
22 #size-cells = <1>;
25 #address-cells = <1>;
26 #size-cells = <0>;
[all …]
H A Dr8a7794.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car E2 (R8A77940) SoC
9 #include <dt-bindings/clock/r8a7794-cpg-mssr.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
12 #include <dt-bindings/power/r8a7794-sysc.h>
16 #address-cells = <2>;
17 #size-cells = <2>;
39 compatible = "fixed-clock";
40 #clock-cells = <0>;
[all …]
H A Dr8a7793.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car M2-N (R8A77930) SoC
5 * Copyright (C) 2014-2015 Renesas Electronics Corporation
8 #include <dt-bindings/clock/r8a7793-cpg-mssr.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
11 #include <dt-bindings/power/r8a7793-sysc.h>
15 #address-cells = <2>;
16 #size-cells = <2>;
37 compatible = "fixed-clock";
[all …]
H A Dr8a7745.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2016-2017 Cogent Embedded Inc.
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/clock/r8a7745-cpg-mssr.h>
11 #include <dt-bindings/power/r8a7745-sysc.h>
15 #address-cells = <2>;
16 #size-cells = <2>;
41 compatible = "fixed-clock";
42 #clock-cells = <0>;
[all …]
H A Dr8a7743.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2016-2017 Cogent Embedded Inc.
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/clock/r8a7743-cpg-mssr.h>
11 #include <dt-bindings/power/r8a7743-sysc.h>
15 #address-cells = <2>;
16 #size-cells = <2>;
24 compatible = "fixed-clock";
25 #clock-cells = <0>;
[all …]
H A Dr8a7744.dtsi1 // SPDX-License-Identifier: GPL-2.0
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/clock/r8a7744-cpg-mssr.h>
11 #include <dt-bindings/power/r8a7744-sysc.h>
15 #address-cells = <2>;
16 #size-cells = <2>;
24 compatible = "fixed-clock";
25 #clock-cells = <0>;
26 clock-frequency = <0>;
[all …]
H A Dr8a7791.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car M2-W (R8A77910) SoC
5 * Copyright (C) 2013-2015 Renesas Electronics Corporation
6 * Copyright (C) 2013-2014 Renesas Solutions Corp.
10 #include <dt-bindings/clock/r8a7791-cpg-mssr.h>
11 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 #include <dt-bindings/interrupt-controller/irq.h>
13 #include <dt-bindings/power/r8a7791-sysc.h>
17 #address-cells = <2>;
18 #size-cells = <2>;
[all …]
/freebsd/sys/arm/freescale/imx/
H A Dimx6_ssi.c1 /*-
10 * 2. Redistributions in binary form must reproduce the above copyright
28 * i.MX6 Synchronous Serial Interface (SSI)
60 bus_space_read_4(_sc->bst, _sc->bsh, _reg)
62 bus_space_write_4(_sc->bst, _sc->bsh, _reg, _val)
67 /* i.MX6 SSI registers */
78 #define SCR_RE (1 << 2) /* Receive Enable. */
80 #define SCR_SSIEN (1 << 0) /* SSI Enable */
98 #define STCR_TFSI (1 << 2) /* Transmit Frame Sync Invert. */
103 #define STCCR_DIV2 (1 << 18) /* Divide By 2. */
[all …]
/freebsd/sys/contrib/device-tree/Bindings/dma/
H A Dfsl-imx-sdma.txt4 - compatible : Should be one of
5 "fsl,imx25-sdma"
6 "fsl,imx31-sdma", "fsl,imx31-to1-sdma", "fsl,imx31-to2-sdma"
7 "fsl,imx35-sdma", "fsl,imx35-to1-sdma", "fsl,imx35-to2-sdma"
8 "fsl,imx51-sdma"
9 "fsl,imx53-sdma"
10 "fsl,imx6q-sdma"
11 "fsl,imx7d-sdma"
12 "fsl,imx6ul-sdma"
13 "fsl,imx8mq-sdma"
[all …]
/freebsd/sys/contrib/device-tree/src/mips/ingenic/
H A Dcu1000-neo.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/clock/ingenic,sysost.h>
7 #include <dt-bindings/interrupt-controller/irq.h>
10 compatible = "yna,cu1000-neo", "ingenic,x1000e";
11 model = "YSH & ATIL General Board CU1000-Neo";
18 stdout-path = "serial2:115200n8";
27 compatible = "gpio-leds";
28 led-0 {
[all …]
/freebsd/crypto/libecc/scripts/
H A Dgen_openssl_curves_tests.sh2 # * Copyright (C) 2017 - This file is part of libecc project
6 # * Arnaud EBALARD <arnaud.ebalard@ssi.gouv.fr>
7 # * Jean-Pierre FLORI <jean-pierre.flori@ssi.gouv.fr>
10 # * Nicolas VIVET <nicolas.vivet@ssi.gouv.fr>
11 # * Karim KHALFALLAH <karim.khalfallah@ssi.gouv.fr>
18 CURVES=`openssl ecparam -list_curves | grep prime | cut -d':' -f1 | tr '\n' ' '`
21 if [ -z "$PYTHON" ]
27 if [ -x "`which $i`" ]; then
37 if [ -z "$PYTHON" ]; then
38 echo "Failed to find working python cmd!" >&2
[all …]
/freebsd/crypto/libecc/include/libecc/curves/known/
H A Dec_params_external.h2 * Copyright (C) 2017 - This file is part of libecc project
6 * Arnaud EBALARD <arnaud.ebalard@ssi.gouv.fr>
7 * Jean-Pierre FLORI <jean-pierre.flori@ssi.gouv.fr>
10 * Nicolas VIVET <nicolas.vivet@ssi.gouv.fr>
11 * Karim KHALFALLAH <karim.khalfallah@ssi.gouv.fr>
39 #define PARAM_BUF_LEN(param) ((param)->buflen)
40 #define PARAM_BUF_PTR(param) ((param)->buf)
52 * o r = 2^bitsizeof(p) mod p
53 * o r_square = 2^(2*bitsizeof(p)) mod p
54 * o mpinv = -p^-1 mod B
[all …]
/freebsd/crypto/libecc/include/libecc/external_deps/
H A Dprint.h2 * Copyright (C) 2017 - This file is part of libecc project
6 * Arnaud EBALARD <arnaud.ebalard@ssi.gouv.fr>
7 * Jean-Pierre FLORI <jean-pierre.flori@ssi.gouv.fr>
10 * Nicolas VIVET <nicolas.vivet@ssi.gouv.fr>
11 * Karim KHALFALLAH <karim.khalfallah@ssi.gouv.fr>
31 LIBECC_FORMAT_FUNCTION(1, 2)
/freebsd/sys/contrib/device-tree/src/arm64/renesas/
H A Dr8a774c0.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2018-2019 Renesas Electronics Corp.
8 #include <dt-bindings/clock/r8a774c0-cpg-mssr.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/power/r8a774c0-sysc.h>
14 #address-cells = <2>;
15 #size-cells = <2>;
23 compatible = "fixed-clock";
24 #clock-cells = <0>;
25 clock-frequency = <0>;
[all …]
/freebsd/crypto/libecc/src/curves/
H A Dec_edwards.c2 * Copyright (C) 2017 - This file is part of libecc project
6 * Arnaud EBALARD <arnaud.ebalard@ssi.gouv.fr>
7 * Jean-Pierre FLORI <jean-pierre.flori@ssi.gouv.fr>
10 * Nicolas VIVET <nicolas.vivet@ssi.gouv.fr>
11 * Karim KHALFALLAH <karim.khalfallah@ssi.gouv.fr>
24 * Returns 0 on success, -1 on error.
30 MUST_HAVE((crv != NULL) && (crv->magic == EC_EDWARDS_CRV_MAGIC), ret, err); in ec_edwards_crv_check_initialized()
39 * Fp elements representing curve equation (a x^2 + y^2 = 1 + d x^2 y^2) parameters.
41 * Returns 0 on success, -1 on error.
50 MUST_HAVE((a->ctx == d->ctx), ret, err); in ec_edwards_crv_init()
[all …]
/freebsd/crypto/libecc/include/libecc/hash/
H A Dsha512_core.h2 * Copyright (C) 2017 - This file is part of libecc project
6 * Arnaud EBALARD <arnaud.ebalard@ssi.gouv.fr>
7 * Jean-Pierre FLORI <jean-pierre.flori@ssi.gouv.fr>
10 * Nicolas VIVET <nicolas.vivet@ssi.gouv.fr>
11 * Karim KHALFALLAH <karim.khalfallah@ssi.gouv.fr>
32 u64 sha512_total[2];

12345678910>>...13