Home
last modified time | relevance | path

Searched full:sm6115 (Results 1 – 25 of 38) sorted by relevance

12

/linux/Documentation/devicetree/bindings/interconnect/
H A Dqcom,sm6115.yaml4 $id: http://devicetree.org/schemas/interconnect/qcom,sm6115.yaml#
7 title: Qualcomm SM6115 Network-On-Chip interconnect
13 The Qualcomm SM6115 interconnect providers support adjusting the
19 - qcom,sm6115-bimc
20 - qcom,sm6115-cnoc
21 - qcom,sm6115-snoc
47 - qcom,sm6115-clk-virt
48 - qcom,sm6115-mmrt-virt
49 - qcom,sm6115-mmnrt-virt
65 const: qcom,sm6115-cnoc
[all …]
H A Dqcom,msm8998-bwmon.yaml36 - qcom,sm6115-cpu-bwmon
/linux/Documentation/devicetree/bindings/display/msm/
H A Dqcom,sm6115-mdss.yaml4 $id: http://devicetree.org/schemas/display/msm/qcom,sm6115-mdss.yaml#
7 title: Qualcomm SM6115 Display MDSS
15 are mentioned for SM6115 target.
21 const: qcom,sm6115-mdss
49 const: qcom,sm6115-dpu
59 - const: qcom,sm6115-dsi-ctrl
80 #include <dt-bindings/clock/qcom,sm6115-dispcc.h>
81 #include <dt-bindings/clock/qcom,gcc-sm6115.h>
89 compatible = "qcom,sm6115-mdss";
106 compatible = "qcom,sm6115-dpu";
[all …]
H A Dqcom,sm6115-dpu.yaml4 $id: http://devicetree.org/schemas/display/msm/qcom,sm6115-dpu.yaml#
7 title: Qualcomm Display DPU on SM6115
16 const: qcom,sm6115-dpu
57 #include <dt-bindings/clock/qcom,sm6115-dispcc.h>
58 #include <dt-bindings/clock/qcom,gcc-sm6115.h>
62 compatible = "qcom,sm6115-dpu";
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,sm6115-lpass-lpi-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm6115-lpass-lpi-pinctrl.yaml#
7 title: Qualcomm SM6115 SoC LPASS LPI TLMM
15 (LPASS) Low Power Island (LPI) of Qualcomm SM6115 SoC.
19 const: qcom,sm6115-lpass-lpi-pinctrl
37 - $ref: "#/$defs/qcom-sm6115-lpass-state"
40 $ref: "#/$defs/qcom-sm6115-lpass-state"
44 qcom-sm6115-lpass-state:
86 compatible = "qcom,sm6115-lpass-lpi-pinctrl";
H A Dqcom,sm6115-tlmm.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm6115-tlmm.yaml#
7 title: Qualcomm Technologies, Inc. SM6115, SM4250 TLMM block
13 Top Level Mode Multiplexer pin controller in Qualcomm SM4250 and SM6115
18 const: qcom,sm6115-tlmm
37 - $ref: "#/$defs/qcom-sm6115-tlmm-state"
40 $ref: "#/$defs/qcom-sm6115-tlmm-state"
44 qcom-sm6115-tlmm-state:
100 compatible = "qcom,sm6115-tlmm";
/linux/drivers/clk/qcom/
H A Dlpasscc-sm6115.c14 #include <dt-bindings/clock/qcom,sm6115-lpasscc.h>
57 .compatible = "qcom,sm6115-lpassaudiocc",
60 .compatible = "qcom,sm6115-lpasscc",
77 .name = "lpasscc-sm6115",
84 MODULE_DESCRIPTION("QTI LPASSCC SM6115 Driver");
H A DMakefile140 obj-$(CONFIG_SM_DISPCC_6115) += dispcc-sm6115.o
151 obj-$(CONFIG_SM_GCC_6115) += gcc-sm6115.o
165 obj-$(CONFIG_SM_GPUCC_6115) += gpucc-sm6115.o
176 obj-$(CONFIG_SM_LPASSCC_6115) += lpasscc-sm6115.o
H A Dgpucc-sm6115.c13 #include <dt-bindings/clock/qcom,sm6115-gpucc.h>
468 { .compatible = "qcom,sm6115-gpucc" },
497 .name = "sm6115-gpucc",
503 MODULE_DESCRIPTION("QTI GPU_CC SM6115 Driver");
H A DKconfig1069 tristate "SM6115 Display Clock Controller"
1074 SM6115/SM4250 devices.
1179 tristate "SM6115 and SM4250 Global Clock Controller"
1183 Support for the global clock controller on SM6115 and SM4250 devices.
1306 tristate "SM6115 Graphics Clock Controller"
1310 Support for the graphics clock controller on SM6115 devices.
1406 tristate "SM6115 Low Power Audio Subsystem (LPASS) Clock Controller"
1410 Support for the LPASS clock controller on SM6115 devices.
/linux/arch/arm64/boot/dts/qcom/
H A Dsm6115.dtsi7 #include <dt-bindings/clock/qcom,gcc-sm6115.h>
8 #include <dt-bindings/clock/qcom,sm6115-dispcc.h>
9 #include <dt-bindings/clock/qcom,sm6115-gpucc.h>
15 #include <dt-bindings/interconnect/qcom,sm6115.h>
272 compatible = "qcom,scm-sm6115", "qcom,scm";
373 compatible = "qcom,sm6115-rpm-proc", "qcom,rpm-proc";
383 compatible = "qcom,rpm-sm6115", "qcom,glink-smd-rpm";
387 compatible = "qcom,rpmcc-sm6115", "qcom,rpmcc";
394 compatible = "qcom,sm6115-rpmpd";
623 compatible = "qcom,sm6115-tcsr", "syscon";
[all …]
H A Dsm6115p-lenovo-j606f.dts8 #include "sm6115.dtsi"
13 compatible = "lenovo,j606f", "qcom,sm6115p", "qcom,sm6115";
72 firmware-name = "qcom/sm6115/LENOVO/J606F/a610_zap.mbn";
133 firmware-name = "qcom/sm6115/LENOVO/J606F/adsp.mbn";
138 firmware-name = "qcom/sm6115/LENOVO/J606F/cdsp.mbn";
143 firmware-name = "qcom/sm6115/LENOVO/J606F/modem.mbn";
H A Dsm6115-fxtec-pro1x.dts8 #include "sm6115.dtsi"
17 compatible = "fxtec,pro1x", "qcom,sm6115";
126 firmware-name = "qcom/sm6115/Fxtec/QX1050/a610_zap.mbn";
295 firmware-name = "qcom/sm6115/Fxtec/QX1050/adsp.mbn";
300 firmware-name = "qcom/sm6115/Fxtec/QX1050/cdsp.mbn";
305 firmware-name = "qcom/sm6115/Fxtec/QX1050/modem.mbn";
/linux/Documentation/devicetree/bindings/phy/
H A Dqcom,sc8280xp-qmp-ufs-phy.yaml22 - const: qcom,sm6115-qmp-ufs-phy
40 - qcom,sm6115-qmp-ufs-phy
108 - qcom,sm6115-qmp-ufs-phy
/linux/drivers/pinctrl/qcom/
H A Dpinctrl-sm6115-lpass-lpi.c139 { .compatible = "qcom,sm6115-lpass-lpi-pinctrl", .data = &sm6115_lpi_data },
146 .name = "qcom-sm6115-lpass-lpi-pinctrl",
154 MODULE_DESCRIPTION("QTI SM6115 LPI GPIO pin control driver");
/linux/Documentation/devicetree/bindings/usb/
H A Dqcom,dwc3.yaml59 - qcom,sm6115-dwc3
362 - qcom,sm6115-dwc3
434 - qcom,sm6115-dwc3
H A Dqcom,snps-dwc3.yaml60 - qcom,sm6115-dwc3
349 - qcom,sm6115-dwc3
421 - qcom,sm6115-dwc3
/linux/Documentation/devicetree/bindings/iommu/
H A Darm,smmu.yaml55 - qcom,sm6115-smmu-500
81 - qcom,sm6115-smmu-500
102 - qcom,sm6115-smmu-500
482 - qcom,sm6115-smmu-500
/linux/Documentation/devicetree/bindings/mfd/
H A Dqcom,tcsr.yaml37 - qcom,sm6115-tcsr
/linux/Documentation/devicetree/bindings/dma/
H A Dqcom,bam-dma.yaml28 # SDM845, SM6115, SM8150, SM8250 and QCM2290
H A Dqcom,gpi.yaml36 - qcom,sm6115-gpi-dma
/linux/Documentation/devicetree/bindings/nvmem/
H A Dqcom,qfprom.yaml49 - qcom,sm6115-qfprom
/linux/Documentation/devicetree/bindings/watchdog/
H A Dqcom-wdt.yaml41 - qcom,apss-wdt-sm6115
/linux/Documentation/devicetree/bindings/soc/qcom/
H A Dqcom,smd-rpm.yaml60 - qcom,rpm-sm6115
/linux/Documentation/devicetree/bindings/power/
H A Dqcom,rpmpd.yaml56 - qcom,sm6115-rpmpd

12