| /linux/drivers/gpu/drm/vmwgfx/ |
| H A D | vmwgfx_msg.c | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT
19 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
112 return -EINVAL; in vmw_open_channel()
114 channel->channel_id = HIGH_WORD(edx); in vmw_open_channel()
115 channel->cookie_high = esi; in vmw_open_channel()
116 channel->cookie_low = edi; in vmw_open_channel()
135 0, channel->channel_id << 16, in vmw_close_channel()
136 channel->cookie_high, in vmw_close_channel()
137 channel->cookie_low, in vmw_close_channel()
141 return -EINVAL; in vmw_close_channel()
[all …]
|
| /linux/Documentation/filesystems/ |
| H A D | inotify.rst | 1 .. SPDX-License-Identifier: GPL-2.0
4 Inotify - A Powerful yet Simple File Change Notification System
13 - Deleted obsoleted interface, just refer to manpages for user interface.
29 What is the design decision behind using an-fd-per-instance as opposed to
30 an fd-per-watch?
33 An fd-per-watch quickly consumes more file descriptors than are allowed,
35 select()-able. Yes, root can bump the per-process fd limit and yes, users
38 spaces is thus sensible. The current design is what user-space developers
40 fd and no twiddling with fd limits. Initializing an inotify instance two
41 thousand times is silly. If we can implement user-space's preferences
[all …]
|
| /linux/tools/tracing/rtla/src/ |
| H A D | trace.c | 1 // SPDX-License-Identifier: GPL-2.0
13 * enable_tracer_by_name - enable a tracer on the given instance
30 return -1; in enable_tracer_by_name()
37 * disable_tracer - set nop tracer to the insta
50 * create_instance - create a trace instance with *instance_name
58 * destroy_instance - remov
330 trace_event_disable_filter(struct trace_instance * instance,struct trace_events * tevent) trace_event_disable_filter() argument
359 trace_event_save_hist(struct trace_instance * instance,struct trace_events * tevent) trace_event_save_hist() argument
408 trace_event_disable_trigger(struct trace_instance * instance,struct trace_events * tevent) trace_event_disable_trigger() argument
437 trace_events_disable(struct trace_instance * instance,struct trace_events * events) trace_events_disable() argument
461 trace_event_enable_filter(struct trace_instance * instance,struct trace_events * tevent) trace_event_enable_filter() argument
496 trace_event_enable_trigger(struct trace_instance * instance,struct trace_events * tevent) trace_event_enable_trigger() argument
532 trace_events_enable(struct trace_instance * instance,struct trace_events * events) trace_events_enable() argument
565 trace_events_destroy(struct trace_instance * instance,struct trace_events * events) trace_events_destroy() argument
[all...] |
| /linux/drivers/media/platform/st/sti/delta/ |
| H A D | delta.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
11 #include <media/v4l2-device.h>
12 #include <media/v4l2-mem2mem.h>
14 #include "delta-cfg.h"
17 * enum delta_state - state of decoding instance
28 * Decoding instance is ready to decode compressed access unit.
31 * Decoding instance is waiting for EOS (End Of Stream) completion.
34 * EOS (End Of Stream) is completed (signaled to user). Decoding instance
46 * struct delta_streaminfo - information about stream to decode
52 * @dpb: number of frames needed to decode a single frame
[all …]
|
| /linux/Documentation/rust/ |
| H A D | coding-guidelines.rst | 1 .. SPDX-License-Identifier: GPL-2.0
10 ------------------
22 style is followed. For instance, 4 spaces are used for indentation rather
33 otherwise), for instance for a CI, with::
37 Like ``clang-format`` for the rest of the kernel, ``rustfmt`` works on
46 the same line. For instance:
48 .. code-block:: rust
60 .. code-block:: rust
82 .. code-block:: rust
94 for single item imports -- this can be useful to minimize diffs within patch
[all …]
|
| /linux/Documentation/userspace-api/media/v4l/ |
| H A D | metafmt-rkisp1.rst | 1 .. SPDX-License-Identifier: GPL-2.0
4 .. _v4l2-meta-fmt-rk-isp1-stat-3a:
22 .. _v4l2-meta-fmt-rk-isp1-params:
31 The buffer contains a single instance of the C structure
32 :c:type:`rkisp1_params_cfg` defined in ``rkisp1-config.h``. So the structure can
35 .. code-block:: c
42 .. _v4l2-meta-fmt-rk-isp1-ext-params:
51 The buffer contains a single instance of the C structure
52 :c:type:`rkisp1_ext_params_cfg` defined in ``rkisp1-config.h``. The
72 using the :c:type:`v4l2_meta_format` interface. The buffer contains a single
[all …]
|
| /linux/Documentation/usb/ |
| H A D | raw-gadget.rst | 5 USB Raw Gadget is a gadget driver that gives userspace low-level control over
38 capabilities. This allows the user to write UDC-agnostic gadgets.
40 5. Raw Gadget has an ioctl-based interface instead of a filesystem-based
46 The user can interact with Raw Gadget by opening ``/dev/raw-gadget`` and
53 1. Create a Raw Gadget instance by opening ``/dev/raw-gadget``.
54 2. Initialize the instance via ``USB_RAW_IOCTL_INIT``.
55 3. Launch the instance with ``USB_RAW_IOCTL_RUN``.
62 Nevertheless, Raw Gadget provides a UDC-agnostic way to write USB gadgets.
71 https://github.com/xairy/raw-gadget
77 until its completion. This is done deliberately to assist with coverage-guided
[all …]
|
| /linux/Documentation/dev-tools/ |
| H A D | kcov.rst | 5 for coverage-guided fuzzing. Coverage data of a running kernel is exported via
7 thus KCOV can capture precise coverage of a single system call.
13 inherently non-deterministic parts of the kernel (e.g. scheduler, locking).
24 -------------
41 mount -t debugfs none /sys/kernel/debug
44 -------------------
47 single syscall from within a test program:
49 .. code-block:: c
76 /* A single fd descriptor allows coverage collection on a single
80 if (fd == -1)
[all …]
|
| /linux/Documentation/devicetree/bindings/iommu/ |
| H A D | ti,omap-iommu.txt | 4 - compatible : Should be one of,
5 "ti,omap2-iommu" for OMAP2/OMAP3 IOMMU instances
6 "ti,omap4-iommu" for OMAP4/OMAP5 IOMMU instances
7 "ti,dra7-dsp-iommu" for DRA7xx DSP IOMMU instances
8 "ti,dra7-iommu" for DRA7xx IOMMU instances
9 - ti,hwmods : Name of the hwmod associated with the IOMMU instance
10 - reg : Address space for the configuration registers
11 - interrupts : Interrupt specifier for the IOMMU instance
12 - #iommu-cells : Should be 0. OMAP IOMMUs are all "single-master" devices,
19 - ti,#tlb-entries : Number of entries in the translation look-aside buffer.
[all …]
|
| /linux/Documentation/devicetree/bindings/phy/ |
| H A D | intel,combo-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/intel,combo-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Dilip Kota <eswara.kota@linux.intel.com>
14 controllers. A single Combophy provides two PHY instances.
18 pattern: "combophy(@.*|-([0-9]|[1-9][0-9]+))?$"
22 - const: intel,combophy-lgm
23 - const: intel,combo-phy
30 - description: ComboPhy core registers
[all …]
|
| /linux/drivers/iommu/ |
| H A D | msm_iommu.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
2 /* Copyright (c) 2010-2011, Code Aurora Forum. All rights reserved.
37 * struct msm_iommu_dev - a single IOMMU hardware instance
38 * ncb Number of context banks present on this IOMMU HW instance
41 * clk: The bus clock for this IOMMU hardware instance
64 * struct msm_iommu_ctx_dev - an IOMMU context bank instance
68 * bank, terminated by -1. The MID is a set of signals on the
|
| /linux/arch/sparc/kernel/ |
| H A D | smp_32.c | 1 // SPDX-License-Identifier: GPL-2.0
65 "clock-frequency", 0); in smp_store_cpu_info()
127 * a single CPU. The trap handler needs only to do trap entry/return in arch_smp_send_reschedule()
130 sparc32_ipi_ops->resched(cpu); in arch_smp_send_reschedule()
139 /* trigger one IPI single call on one CPU */ in arch_send_call_function_single_ipi()
140 sparc32_ipi_ops->single(cpu); in arch_send_call_function_single_ipi()
149 sparc32_ipi_ops->mask_one(cpu); in arch_send_call_function_ipi_mask()
158 /* re-schedule routine called by interrupt return code. */ in smp_resched_interrupt()
189 if (extra && max_cpus > i - extra) in smp_prepare_cpus()
225 int instance, mid; in smp_setup_cpu_possible_map() local
[all …]
|
| /linux/Documentation/driver-api/surface_aggregator/ |
| H A D | ssh.rst | 1 .. SPDX-License-Identifier: GPL-2.0+
28 SAM-over-SSH, as opposed to SAM-over-HID for the older generations.
30 On Surface devices with SAM-over-SSH, SAM is connected to the host via UART
33 and power information and events, thermal read-outs and events, and many
39 document: All of this has been reverse-engineered and may thus be erroneous
42 All CRCs used in the following are two-byte ``crc_itu_t(0xffff, ...)``.
43 All multi-byte values are little-endian, there is no implicit padding between
54 .. flat-table:: SSH Frame
56 :header-rows: 1
58 * - Field
[all …]
|
| /linux/Documentation/gpu/rfc/ |
| H A D | i915_scheduler.rst | 28 a slot in a single execbuf IOCTL and the batches run on the GPU in
54 * Remove in-order completion assumptions from DRM scheduler
75 * -1k to -1 Low priority
84 ----------------
86 * https://www.khronos.org/registry/vulkan/specs/1.2-extensions/html/chap5.html#devsandqueues-priori…
87 * https://spec.oneapi.com/level-zero/latest/core/api.html#ze-command-queue-priority-t
92 whether a submission is a single context submit or parallel submit isn't known
95 N contexts and all N contexts must be submitted in a single command to the GuC.
107 * Extend execbuf2 IOCTL to support submitting N BBs in a single IOCTL
110 ------------------------------
[all …]
|
| /linux/drivers/hid/intel-ish-hid/ishtp/ |
| H A D | client.c | 1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (c) 2003-2016, Intel Corporation.
12 #include <linux/dma-mapping.h>
18 * ishtp_read_list_flush() - Flush read queue
19 * @cl: ishtp client instance
29 spin_lock_irqsave(&cl->dev->read_list_spinlock, flags); in ishtp_read_list_flush()
30 list_for_each_entry_safe(rb, next, &cl->dev->read_list.list, list) in ishtp_read_list_flush()
31 if (rb->cl && ishtp_cl_cmp_id(cl, rb->cl)) { in ishtp_read_list_flush()
32 list_del(&rb->list); in ishtp_read_list_flush()
33 spin_lock(&cl->free_list_spinlock); in ishtp_read_list_flush()
[all …]
|
| /linux/Documentation/devicetree/bindings/memory-controllers/ |
| H A D | st,stm32mp25-omm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/st,stm32mp25-omm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Patrice Chotard <patrice.chotard@foss.st.com>
13 The STM32 Octo Memory Manager is a low-level interface that enables an
15 function map) and multiplex of single/dual/quad/octal SPI interfaces over
17 - Two single/dual/quad/octal SPI interfaces
18 - Two ports for pin assignment
22 const: st,stm32mp25-omm
[all …]
|
| /linux/include/linux/ |
| H A D | lockdep_types.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
8 * see Documentation/locking/lockdep-design.rst for more details.
44 * the total number of states... :-(
54 * cached in the instance of lockdep_map
56 * Currently main class (subclass == 0) and single depth subclass
58 * on rq->lock. double_rq_lock() acquires this highly competitive with
59 * single depth.
95 * The lock-class itself. The order of the structure members matters.
100 * class-hash:
183 * Map the lock object (the lock instance) to the lock-class object.
[all …]
|
| /linux/Documentation/arch/x86/ |
| H A D | sva.rst | 1 .. SPDX-License-Identifier: GPL-2.0
19 application page-faults. For more information please refer to the PCIe
34 Unlike Single Root I/O Virtualization (SR-IOV), Scalable IOV (SIOV) permits
40 ID (PASID), which is a 20-bit number defined by the PCIe SIG.
43 IOMMU to track I/O on a per-PASID granularity in addition to using the PCIe
55 ENQCMD works with non-posted semantics and carries a status back if the
67 A new thread-scoped MSR (IA32_PASID) provides the connection between
69 accesses an SVA-capable device, this MSR is initialized with a newly
70 allocated PASID. The driver for the device calls an IOMMU-specific API
71 that sets up the routing for DMA and page-requests.
[all …]
|
| /linux/include/uapi/linux/ |
| H A D | dm-log-userspace.h | 1 /* SPDX-License-Identifier: LGPL-2.0+ WITH Linux-syscall-note */
3 * Copyright (C) 2006-2009 Red Hat, Inc.
12 #include <linux/dm-ioctl.h> /* For DM_UUID_LEN */
15 * The device-mapper userspace log module consists of a kernel component and
16 * a user-space component. The kernel component implements the API defined
17 * in dm-dirty-log.h. Its purpose is simply to pass the parameters and
18 * return values of those API functions between kernel and user-space.
20 * Below are defined the 'request_types' - DM_ULOG_CTR, DM_ULOG_DTR, etc.
21 * These request types represent the different functions in the device-mapper
24 * The user-space program must listen for requests from the kernel (representing
[all …]
|
| /linux/Documentation/devicetree/bindings/iio/adc/ |
| H A D | st,stm32-dfsdm-adc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/st,stm32-dfsdm-adc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Fabrice Gasnier <fabrice.gasnier@foss.st.com>
11 - Olivier Moysan <olivier.moysan@foss.st.com>
14 STM32 DFSDM ADC is a sigma delta analog-to-digital converter dedicated to
17 - Sigma delta modulators (motor control, metering...)
18 - PDM microphones (audio digital microphone)
23 Each child node matches with a filter instance.
[all …]
|
| /linux/Documentation/devicetree/bindings/mailbox/ |
| H A D | ti,omap-mailbox.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mailbox/ti,omap-mailbox.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Suman Anna <s-anna@ti.com>
23 connections are fixed for an instance and are dictated by the IP integration
33 single IP instance. DRA7xx has multiple instances with different number of
35 lines can also be routed to different processor sub-systems on DRA7xx as they
38 combine multiple clusters into a single IP block present within the Main
41 output lines of an Interrupt Router. The AM64x SoCS also uses a single IP
[all …]
|
| /linux/Documentation/locking/ |
| H A D | lockdep-design.rst | 8 Lock-class
9 ----------
19 The validator tracks the 'usage state' of lock-classes, and it tracks
20 the dependencies between different lock-classes. Lock usage indicates
22 dependency can be understood as lock order, where L1 -> L2 suggests that
29 A lock-class's behavior is constructed by its instances collectively:
30 when the first instance of a lock-class is used after bootup the class
33 the class. A lock-class does not go away when a lock instance does, but
39 -----
41 The validator tracks lock-class usage history and divides the usage into
[all …]
|
| /linux/Documentation/admin-guide/media/ |
| H A D | vivid.rst | 1 .. SPDX-License-Identifier: GPL-2.0
13 Each input can be a webcam, TV capture device, S-Video capture device or an HDMI
14 capture device. Each output can be an S-Video output device or an HDMI output
23 - Support for read()/write(), MMAP, USERPTR and DMABUF streaming I/O.
24 - A large list of test patterns and variations thereof
25 - Working brightness, contrast, saturation and hue controls
26 - Support for the alpha color component
27 - Full colorspace support, including limited/full RGB range
28 - All possible control types are present
29 - Support for various pixel aspect ratios and video aspect ratios
[all …]
|
| /linux/drivers/platform/x86/ |
| H A D | intel_scu_ipc.c | 1 // SPDX-License-Identifier: GPL-2.0
5 * (C) Copyright 2008-2010,2015 Intel Corporation
10 * SCU has two IPC mechanism IPC-1 and IPC-2. IPC-1 is used between IA32 and
11 * SCU where IPC-2 is used between P-Unit and SCU. This driver delas with
12 * IPC-1 Driver provides an API for power control unit registers (e.g. MSIC)
35 #define IPC_CMD_PCNTRL_M 2 /* Register read-modify-write */
41 * To read or write information to the SCU, driver writes to IPC-1 memory
48 * the IPC-1 register block, causing an interrupt to the SCU
90 * intel_scu_ipc_dev_get() - Get SCU IPC instance
92 * The recommended new API takes SCU IPC instance as parameter and this
[all …]
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | sdma_v4_4.c | 37 uint32_t instance, in sdma_v4_4_get_reg_offset() argument
40 uint32_t sdma_base = adev->reg_offset[SDMA0_HWIP][0][0]; in sdma_v4_4_get_reg_offset()
42 switch (instance) { in sdma_v4_4_get_reg_offset()
169 uint32_t instance, in sdma_v4_4_get_ras_error_count() argument
180 /* the SDMA_EDC_COUNTER register in each sdma instance in sdma_v4_4_get_ras_error_count()
187 dev_info(adev->dev, "Detected %s in SDMA%d, SED %d\n", in sdma_v4_4_get_ras_error_count()
189 instance, sec_cnt); in sdma_v4_4_get_ras_error_count()
196 uint32_t instance, in sdma_v4_4_query_ras_error_count_by_instance() argument
204 reg_offset = sdma_v4_4_get_reg_offset(adev, instance, regSDMA0_EDC_COUNTER); in sdma_v4_4_query_ras_error_count_by_instance()
209 instance, &sec_count); in sdma_v4_4_query_ras_error_count_by_instance()
[all …]
|