Searched full:sic1 (Results 1 – 2 of 2) sorted by relevance
45 interrupt-parent = <&sic1>;
45 /* SSD is defined on 2 bits. The other bit is on SIC1 register */