Home
last modified time | relevance | path

Searched full:shall (Results 1 – 25 of 3835) sorted by relevance

12345678910>>...154

/linux/Documentation/devicetree/bindings/clock/ti/davinci/
H A Dda8xx-cfgchip.txt13 - compatible: shall be "ti,da830-usb-phy-clocks".
14 - #clock-cells: from common clock binding; shall be set to 1.
16 - clock-names: shall be "fck", "usb_refclkin", "auxclk"
24 - compatible: shall be "ti,da830-tbclksync".
25 - #clock-cells: from common clock binding; shall be set to 0.
27 - clock-names: shall be "fck"
32 - compatible: shall be "ti,da830-div4p5ena".
33 - #clock-cells: from common clock binding; shall be set to 0.
35 - clock-names: shall be "pll0_pllout"
40 - compatible: shall be "ti,da850-async1-clksrc".
[all …]
H A Dpll.txt8 - compatible: shall be one of:
14 - for "ti,da850-pll0", shall be "clksrc", "extclksrc"
15 - for "ti,da850-pll1", shall be "clksrc"
30 - #clock-cells: shall be 0
38 - #clock-cells: shall be 1
45 - #clock-cells: shall be 0
51 - #clock-cells: shall be 0
H A Dpsc.txt7 - compatible: shall be one of:
11 - #clock-cells: from common clock binding; shall be set to 1
12 - #power-domain-cells: from generic power domain binding; shall be set to 1.
15 - for "ti,da850-psc0", shall be "pll0_sysclk1", "pll0_sysclk2",
17 - for "ti,da850-psc1", shall be "pll0_sysclk2", "pll0_sysclk4", "async3"
20 - #reset-cells: from reset binding; shall be set to 1 - only applicable when
25 Clock, power domain and reset consumers shall use the local power domain
/linux/Documentation/devicetree/bindings/clock/
H A Dxgene.txt8 - compatible : shall be one of the following:
17 - reg : shall be the physical PLL register address for the pll clock.
18 - clocks : shall be the input parent clock phandle for the clock. This should
20 - #clock-cells : shall be set to 1.
21 - clock-output-names : shall be the name of the PLL referenced by derive
24 - clock-names : shall be the name of the PLL. If missing, use the device name.
27 - reg : shall be the physical register address for the pmd clock.
28 - clocks : shall be the input parent clock phandle for the clock.
29 - #clock-cells : shall be set to 1.
30 - clock-output-names : shall be the name of the clock referenced by derive
[all …]
H A Dvt8500.txt8 - compatible : shall be one of the following:
16 - reg : shall be the control register offset from PMC base for the pll clock.
17 - clocks : shall be the input parent clock phandle for the clock. This should
19 - #clock-cells : from common clock binding; shall be set to 0.
22 - clocks : shall be the input parent clock phandle for the clock. This should
24 - #clock-cells : from common clock binding; shall be set to 0.
36 - enable-reg : shall be the register offset from PMC base for the enable
38 - enable-bit : shall be the bit within enable-reg to enable/disable the clock.
44 - divisor-reg : shall be the register offset from PMC base for the divisor
47 - divisor-mask : shall be the mask for the divisor register. Defaults to 0x1f
H A Dti,cdce706.txt7 - compatible: shall be "ti,cdce706".
8 - reg: i2c device address, shall be in range [0x68...0x6b].
9 - #clock-cells: from common clock binding; shall be set to 1.
11 handles, shall be reference clock(s) connected to CLK_IN0
13 - clock-names: shall be clk_in0 and/or clk_in1. Use clk_in0
H A Dmicrochip,pic32.txt10 - compatible: shall be "microchip,pic32mzda-clk".
11 - reg: shall contain base address and length of clock registers.
12 - #clock-cells: shall be 1.
15 - microchip,pic32mzda-sosc: shall be added only if platform has
28 The clock consumer shall specify the desired clock-output of the clock
H A Dkeystone-pll.txt12 - #clock-cells : from common clock binding; shall be set to 0.
13 - compatible : shall be "ti,keystone,main-pll-clock" or "ti,keystone,pll-clock"
41 - #clock-cells : from common clock binding; shall be set to 0.
42 - compatible : shall be "ti,keystone,pll-mux-clock"
63 - #clock-cells : from common clock binding; shall be set to 0.
64 - compatible : shall be "ti,keystone,pll-divider-clock"
H A Dlpc1850-cgu.txt25 Shall define the base and range of the address space
28 Shall have value <1>. The permitted clock-specifier values
31 Shall contain a list of phandles for the external input
32 sources to the CGU. The list shall be in the following
35 Shall be an ordered list of numbers defining the base clock
38 Shall be an ordered list of strings defining the names of
/linux/LICENSES/dual/
H A DApache-2.024 "License" shall mean the terms and conditions for use, reproduction, and
27 "Licensor" shall mean the copyright owner or entity authorized by the
30 "Legal Entity" shall mean the union of the acting entity and all other
38 "You" (or "Your") shall mean an individual or Legal Entity exercising
41 "Source" form shall mean the preferred form for making modifications,
45 "Object" form shall mean any form resulting from mechanical transformation
49 "Work" shall mean the work of authorship, whether in Source or Object form,
54 "Derivative Works" shall mean any work, whether in Source or Object form,
58 Derivative Works shall not include works that remain separable from, or
62 "Contribution" shall mean any work of authorship, including the original
[all …]
H A DMPL-1.1204 Contributor shall promptly modify the LEGAL file in all copies
205 Contributor makes available thereafter and shall take other steps
316 Exhibit A shall not of themselves be deemed to be modifications of
337 sublicenses to the Covered Code which are properly granted shall
340 shall survive.
350 shall, upon 60 days notice from Participant terminate prospectively,
374 granted by such Participant under Sections 2.1 or 2.2 shall be taken
381 prior to termination shall survive termination.
386 (INCLUDING NEGLIGENCE), CONTRACT, OR OTHERWISE, SHALL YOU, THE INITIAL
392 COMMERCIAL DAMAGES OR LOSSES, EVEN IF SUCH PARTY SHALL HAVE BEEN
[all …]
H A DCDDL-1.0283 beyond the termination of this License shall survive.
295 under Sections 2.1 and/or 2.2 of this License shall, upon 60 days
305 granted to You by any distributor) shall survive termination.
310 (INCLUDING NEGLIGENCE), CONTRACT, OR OTHERWISE, SHALL YOU, THE INITIAL
317 SUCH PARTY SHALL HAVE BEEN INFORMED OF THE POSSIBILITY OF SUCH
318 DAMAGES. THIS LIMITATION OF LIABILITY SHALL NOT APPLY TO LIABILITY FOR
342 unenforceable, such provision shall be reformed only to the extent
343 necessary to make it enforceable. This License shall be governed by the
347 provisions. Any litigation relating to this License shall be subject to
354 regulation which provides that the language of a contract shall be
[all …]
/linux/Documentation/devicetree/bindings/edac/
H A Dapm-xgene-edac.txt14 - compatible : Shall be "apm,xgene-edac".
23 - reg : First resource shall be the CPU bus (PCP) resource.
28 - compatible : Shall be "apm,xgene-edac-mc".
29 - reg : First resource shall be the memory controller unit
34 - compatible : Shall be "apm,xgene-edac-pmd" or
36 - reg : First resource shall be the PMD resource.
40 - compatible : Shall be "apm,xgene-edac-l3" or
42 - reg : First resource shall be the L3 EDAC resource.
45 - compatible : Shall be "apm,xgene-edac-soc-v1" for revision 1 or
48 - reg : First resource shall be the SoC EDAC resource.
/linux/Documentation/devicetree/bindings/perf/
H A Dapm-xgene-pmu.txt14 - compatible : Shall be "apm,xgene-pmu" for revision 1 or
19 - reg : First resource shall be the CPU bus PMU resource.
23 - compatible : Shall be "apm,xgene-pmu-l3c".
24 - reg : First resource shall be the L3C PMU resource.
27 - compatible : Shall be "apm,xgene-pmu-iob".
28 - reg : First resource shall be the IOB PMU resource.
31 - compatible : Shall be "apm,xgene-pmu-mcb".
32 - reg : First resource shall be the MCB PMU resource.
36 - compatible : Shall be "apm,xgene-pmu-mc".
37 - reg : First resource shall be the MC PMU resource.
/linux/drivers/staging/greybus/Documentation/firmware/
H A Dfirmware-management12 Interface Manifest shall at least contain the Firmware Management Bundle and a
60 The Firmware Management core creates a device of class 'gb_fw_mgmt', which shall
142 This ioctl shall be used by the user to get the version and firmware-tag of
148 This ioctl shall be used by the user to get the version of a currently
156 This ioctl shall be used by the user to load an Interface Firmware package on
163 This ioctl shall be used by the user to request an Interface to update a
170 This ioctl shall be used by the user to increase the timeout interval within
176 This ioctl shall be used by the user to mode-switch the module to the
198 The Authentication core creates a device of class 'gb_authenticate', which shall
283 This ioctl shall be used by the user to get the endpoint UID associated with
[all …]
/linux/tools/testing/selftests/futex/
H A DREADME6 Functional tests shall test the documented behavior of the futex operation
25 o The build system shall remain as simple as possible, avoiding any archive or
27 o Where possible, any helper functions or other package-wide code shall be
30 o External dependencies shall remain as minimal as possible. Currently gcc
36 Test output shall be easily parsable by both human and machine. Title and
38 sent to stderr. Tests shall support the -c option to print PASS, FAIL, and
39 ERROR strings in color for easy visual parsing. Output shall conform to the
/linux/Documentation/devicetree/bindings/powerpc/fsl/
H A Dmpic-msgr.txt10 block. The type shall be <string-list> and the value shall be of the form
15 message register block's addressable register space. The type shall be
20 cell is interrupt-number and second cell is level-sense. The type shall be
28 Note that "bit 'n'" is numbered from LSB for PPC hardware. The type shall
38 Numbers shall start at 0.
/linux/Documentation/networking/
H A Doa-tc6-framework.rst177 transaction. For TX data chunks, this bit shall be ’1’.
191 RSVD (Bit 28..24) - Reserved: All reserved bits shall be ‘0’.
195 shall set them to ‘0’.
203 SV (Bit 20) - Start Valid flag. The SPI host shall set this bit when the
205 transmit data chunk payload. Otherwise, this bit shall be
209 SWO (Bit 19..16) - Start Word Offset. When SV = 1, this field shall
212 Ethernet frame to be transmitted. The host shall write
215 RSVD (Bit 15) - Reserved: All reserved bits shall be ‘0’.
217 EV (Bit 14) - End Valid flag. The SPI host shall set this bit when the end
219 chunk payload. Otherwise, this bit shall be zero.
[all …]
/linux/Documentation/firmware-guide/acpi/dsd/
H A Ddata-node-references.rst20 The hierarchical data extension node which is referred to shall be located
24 The keys in the hierarchical data nodes shall consist of the name of the node,
26 or postfixes). The same ACPI object shall include the _DSD property extension
27 with a property "reg" that shall have the same numerical value as the number of
31 "reg" property shall be omitted from the ACPI object's _DSD properties and the
32 "@" character and the number shall be omitted from the hierarchical data
/linux/Documentation/devicetree/bindings/power/
H A Dti-smartreflex.txt8 compatible: Shall be one of the following:
15 reg: Shall contain the device instance IO range
17 interrupts: Shall contain the device instance interrupt
22 ti,hwmods: Shall contain the TI interconnect module name if needed
/linux/Documentation/devicetree/bindings/opp/
H A Dopp-v2-base.yaml53 Entries for multiple clocks shall be provided in the same field, as
69 Entries for multiple regulators shall be provided in the same field separated
75 Entries for all regulators shall be of the same size, i.e. either all use a
93 Entries for multiple regulators shall be provided in the same field
95 for a regulator, then it shall be filled with 0. If current values
108 Entries for multiple regulators shall be provided in the same field
110 for a regulator, then it shall be filled with 0. If power values
175 three hierarchical levels of version (X.Y.Z), this field shall look
215 opp-microvolt property shall be used, if present.
/linux/Documentation/devicetree/bindings/net/
H A Dmarvell-orion-net.txt23 - #address-cells: shall be 1.
24 - #size-cells: shall be 0.
25 - compatible: shall be one of "marvell,orion-eth", "marvell,kirkwood-eth".
35 - compatible: shall be one of "marvell,orion-eth-port",
37 - reg: port number relative to ethernet controller, shall be 0, 1, or 2.
/linux/Documentation/devicetree/bindings/clock/ti/
H A Ddra7-atl.txt23 - compatible : shall be "ti,dra7-atl-clock"
24 - #clock-cells : from common clock binding; shall be set to 0.
32 - compatible : shall be "ti,dra7-atl"
36 - clock-names : Shall be set to "fck"
37 - ti,hwmods : Shall be set to "atl"
/linux/Documentation/userspace-api/media/v4l/
H A Dvidioc-g-modulator.rst43 index is out of bounds. To enumerate all modulators applications shall
102 shall be modulated. It contains a set of flags as defined in
146 driver does not support stereo audio it shall fall back to mono.
156 permit bilingual audio the :ref:`VIDIOC_S_MODULATOR <VIDIOC_G_MODULATOR>` ioctl shall
157 return an ``EINVAL`` error code and the driver shall fall back to mono
178 :ref:`VIDIOC_S_MODULATOR <VIDIOC_G_MODULATOR>` ioctl shall return an ``EINVAL`` error code and
179 driver shall fall back to mono or stereo mode.
/linux/Documentation/devicetree/bindings/mailbox/
H A Dti,message-manager.txt14 - compatible: Shall be: "ti,k2g-message-manager"
19 - #mbox-cells Shall be 2. Contains the queue ID and proxy ID in that
22 for a given SoC. Receive interrupts shall be of the
24 For ti,k2g-message-manager, this shall contain:

12345678910>>...154