Searched +full:sgmii +full:- +full:ref +full:- +full:clock +full:- +full:output +full:- +full:enable (Results 1 – 7 of 7) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/net/ |
H A D | ti,dp83867.yaml | 1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - $ref: ethernet-controller.yaml# 14 - Andrew Davis <afd@ti.com> 18 transceiver with integrated PMD sublayers to support 10BASE-Te, 100BASE-TX 19 and 1000BASE-T Ethernet protocols. 34 nvmem-cells: 40 nvmem-cell-names: 42 - const: io_impedance_ctrl [all …]
|
/freebsd/sys/contrib/alpine-hal/eth/ |
H A D | al_hal_eth_mac_regs.h | 1 /*- 10 found at http://www.gnu.org/licenses/gpl-2.0.html 434 /* [0x68] Clock configuration */ 473 /* [0x8] PCS clock divider configuration */ 611 * [0x7c] SERDES 32-bit interface shift configuration (when swap is 616 * [0x80] SERDES 32-bit interface shift configuration (when swap is 621 * [0x84] SERDES 32-bit interface bit selection 625 * [0x88] SERDES 32-bit interface bit selection 659 struct al_eth_mac_sgmii sgmii; /* [0xb00] */ member 674 /* enable Half Duplex */ [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/phy/ |
H A D | phy-cadence-torrent.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/phy-cadence-torrent.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 13 such as PCIe, USB, SGMII, QSGMII etc. 16 - Swapnil Jakhade <sjakhade@cadence.com> 17 - Yuti Amonkar <yamonkar@cadence.com> 22 - cdns,torrent-phy 23 - ti,j7200-serdes-10g 24 - ti,j721e-serdes-10g [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
H A D | sa8775p.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 6 #include <dt-bindings/interconnect/qcom,icc.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/clock/qcom,rpmh.h> 9 #include <dt-bindings/clock/qcom,sa8775p-gcc.h> 10 #include <dt-bindings/clock/qcom,sa8775p-gpucc.h> 11 #include <dt-bindings/interconnect/qcom,sa8775p-rpmh.h> 12 #include <dt-bindings/mailbox/qcom-ipcc.h> 13 #include <dt-bindings/firmware/qcom,scm.h> 14 #include <dt-bindings/power/qcom,rpmhpd.h> [all …]
|
/freebsd/sys/dev/qlnx/qlnxe/ |
H A D | reg_addr.h | 2 * Copyright (c) 2017-2018 Cavium, Inc. 53 … 0x001d14UL //Access:RW DataWidth:0x8 // DBMUX register for selecting a line to output 54 … line) in the selected line (before shift).for selecting a line to output 73 … 0x003818UL //Access:RW DataWidth:0x6 // Statistic mask enable Bit5 : Mask Messa… 78 …- For ending "endless completion". 0 - When receiving a completion timeout while receiving a compl… 79 … DataWidth:0x4 // 0 - TXCPL sync fifo pop underflow 1 - TXR sync fifo pop underflow 2 - TXW hea… 80 …s:R DataWidth:0x6 // 0 - RX target read and config sync fifo push overflow 1 - RX header syn… 81 …ataWidth:0x14 // 4:0 - TXCPL sync fifo pop status 9:5 - TXR sync fifo pop status 14:10 - TXW hea… 88 …ffff<<0) // Vendor ID. PCI-SIG assigned Manufacturer Identifier. Note: The access attributes of … 90 …ce Identifier. Note: The access attributes of this field are as follows: - Dbi: if (DBI_RO_WR_E… [all …]
|
/freebsd/sys/dev/e1000/ |
H A D | e1000_regs.h | 2 SPDX-License-Identifier: BSD-3-Clause 4 Copyright (c) 2001-2020, Intel Corporation 38 #define E1000_CTRL 0x00000 /* Device Control - RW */ 39 #define E1000_CTRL_DUP 0x00004 /* Device Control Duplicate (Shadow) - RW */ 40 #define E1000_STATUS 0x00008 /* Device Status - RO */ 41 #define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */ 42 #define E1000_EERD 0x00014 /* EEPROM Read - RW */ 43 #define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */ 44 #define E1000_FLA 0x0001C /* Flash Access - RW */ 45 #define E1000_MDIC 0x00020 /* MDI Control - RW */ [all …]
|
/freebsd/sys/dev/sfxge/common/ |
H A D | efx_regs_mcdi.h | 1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 4 * Copyright 2008-2013 Solarflare Communications Inc. All rights reserved. 32 /* Power-on reset state */ 54 /* The 'doorbell' addresses are hard-wired to alert the MC when written */ 57 /* The rest of these are firmware-defined */ 65 /* Values to be written to the per-port status dword in shared 94 * | | \--- Response 95 * | \------- Error 96 * \------------------------------ Resync (always set) [all …]
|