Home
last modified time | relevance | path

Searched +full:self +full:- +full:power (Results 1 – 25 of 517) sorted by relevance

12345678910>>...21

/linux/Documentation/devicetree/bindings/memory-controllers/
H A Drockchip,rk3399-dmc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/rockchip,rk3399-dmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Brian Norris <briannorris@chromium.org>
15 - rockchip,rk3399-dmc
17 devfreq-events:
26 clock-names:
28 - const: dmc_clk
30 operating-points-v2: true
[all …]
/linux/include/soc/at91/
H A Dsama7-ddr.h1 /* SPDX-License-Identifier: GPL-2.0-only */
33 #define DDR3PHY_ACIOCR_CSPDD_CS0 (1 << 18) /* CS#[0] Power Down Driver */
34 #define DDR3PHY_ACIOCR_CKPDD_CK0 (1 << 8) /* CK[0] Power Down Driver */
35 #define DDR3PHY_ACIORC_ACPDD (1 << 3) /* AC Power Down Driver */
38 #define DDR3PHY_DXCCR_DXPDR (1 << 3) /* Data Power Down Receiver */
41 #define DDR3PHY_DSGCR_ODTPDD_ODT0 (1 << 20) /* ODT[0] Power Down Driver */
44 #define DDR3PHY_ZQ0SR0_PDO_OFF (0) /* Pull-down output impedance select offset */
45 #define DDR3PHY_ZQ0SR0_PUO_OFF (5) /* Pull-up output impedance select offset */
46 #define DDR3PHY_ZQ0SR0_PDODT_OFF (10) /* Pull-down on-die termination impedance select offset */
47 #define DDR3PHY_ZQ0SRO_PUODT_OFF (15) /* Pull-up on-die termination impedance select offset */
[all …]
H A Dat91sam9_ddrsdr.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
46 #define AT91_DDRSDRC_OCD (1 << 12) /* Off-Chip Driver [SAM9 Only] */
63 #define AT91_DDRSDRC_TXSNR (0xff << 8) /* Exit self-refresh to non-read */
64 #define AT91_DDRSDRC_TXSRD (0xff << 16) /* Exit self-refresh to read */
65 #define AT91_DDRSDRC_TXP (0xf << 24) /* Exit power-down delay */
68 #define AT91_DDRSDRC_TXARD (0xf << 0) /* Exit active power down delay to read command in mode "F…
69 #define AT91_DDRSDRC_TXARDS (0xf << 4) /* Exit active power down delay to read command in mode "…
73 #define AT91_DDRSDRC_LPR 0x1C /* Low Power Register */
74 #define AT91_DDRSDRC_LPCB (3 << 0) /* Low-power Configurations */
80 #define AT91_DDRSDRC_LPDDR2_PWOFF (1 << 3) /* LPDDR Power Off */
[all …]
H A Dat91sam9_sdramc.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * arch/arm/mach-at91/include/mach/at91sam9_sdramc.h
8 * SDRAM Controllers (SDRAMC) - System peripherals registers.
54 #define AT91_SDRAMC_TXSR (0xf << 28) /* Exit Self Refresh to Active Delay */
56 #define AT91_SDRAMC_LPR 0x10 /* SDRAM Controller Low Power Register */
57 #define AT91_SDRAMC_LPCB (3 << 0) /* Low-power Configurations */
62 #define AT91_SDRAMC_PASR (7 << 4) /* Partial Array Self Refresh */
63 #define AT91_SDRAMC_TCSR (3 << 8) /* Temperature Compensated Self Refresh */
65 #define AT91_SDRAMC_TIMEOUT (3 << 12) /* Time to define when Low Power Mode is enabled */
/linux/tools/crypto/ccp/
H A Dtest_dbc.py2 # SPDX-License-Identifier: GPL-2.0
25 def system_is_secured() -> bool:
34 def __init__(self, data) -> None: argument
35 self.d = None
36 self.signature = b"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
37 self.uid = b"1111111111111111"
40 def setUp(self) -> None: argument
41 self.d = open(DEVICE_NODE)
44 def tearDown(self) -> None: argument
45 if self.d:
[all …]
/linux/rust/kernel/
H A Dopp.rs1 // SPDX-License-Identifier: GPL-2.0
9 //! Reference: <https://docs.kernel.org/power/opp.html>
40 pub(crate) fn new(table: &Table) -> Result<Self> { in new()
49 Ok(Self { in new()
57 fn table(&self) -> &cpufreq::Table { in table()
59 unsafe { cpufreq::Table::from_raw(self in table()
39 new(table: &Table) -> Result<Self> new() argument
72 drop(&mut self) drop() argument
122 from(volt: MicroVolt) -> Self from() argument
147 from(power: MicroWatt) -> Self from() argument
181 new(dev: &ARef<Device>, mut data: Data) -> Result<Self> new() argument
193 drop(&mut self) drop() argument
230 new(freq: Hertz, volt: MicroVolt, level: u32, turbo: bool) -> Self new() argument
244 add_opp(self, dev: &ARef<Device>) -> Result<Token> add_opp() argument
319 drop(&mut self) drop() argument
379 set_clk_names(mut self, names: KVec<CString>) -> Result<Self> set_clk_names() argument
393 set_prop_name(mut self, name: CString) -> Result<Self> set_prop_name() argument
403 set_regulator_names(mut self, names: KVec<CString>) -> Result<Self> set_regulator_names() argument
418 set_required_dev(mut self, dev: ARef<Device>, index: u32) -> Result<Self> set_required_dev() argument
428 set_supported_hw(mut self, hw: KVec<u32>) -> Result<Self> set_supported_hw() argument
444 set(self, dev: &Device) -> Result<ConfigToken> set() argument
623 from_raw_table(ptr: *mut bindings::opp_table, dev: &ARef<Device>) -> Self from_raw_table() argument
639 from_dev(dev: &Device) -> Result<Self> from_dev() argument
659 from_of(dev: &ARef<Device>, index: i32) -> Result<Self> from_of() argument
677 remove_of(&self) remove_of() argument
687 from_of_cpumask(dev: &Device, cpumask: &mut Cpumask) -> Result<Self> from_of_cpumask() argument
705 remove_of_cpumask(&self, cpumask: &Cpumask) remove_of_cpumask() argument
772 set_sharing_cpus(&mut self, cpumask: &mut Cpumask) -> Result set_sharing_cpus() argument
801 adjust_voltage( &self, freq: Hertz, volt: MicroVolt, volt_min: MicroVolt, volt_max: MicroVolt, ) -> Result adjust_voltage() argument
829 set_rate(&self, freq: Hertz) -> Result set_rate() argument
837 set_opp(&self, opp: &OPP) -> Result set_opp() argument
845 opp_from_freq( &self, freq: Hertz, available: Option<bool>, index: Option<u32>, stype: SearchType, ) -> Result<ARef<OPP>> opp_from_freq() argument
889 opp_from_level(&self, mut level: u32, stype: SearchType) -> Result<ARef<OPP>> opp_from_level() argument
915 opp_from_bw(&self, mut bw: u32, index: i32, stype: SearchType) -> Result<ARef<OPP>> opp_from_bw() argument
941 enable_opp(&self, freq: Hertz) -> Result enable_opp() argument
949 disable_opp(&self, freq: Hertz) -> Result disable_opp() argument
957 of_register_em(&mut self, cpumask: &mut Cpumask) -> Result of_register_em() argument
971 of_unregister_em(&self) of_unregister_em() argument
979 drop(&mut self) drop() argument
1046 inc_ref(&self) inc_ref() argument
1051 dec_ref(obj: ptr::NonNull<Self>) dec_ref() argument
1069 from_raw_opp_owned(ptr: *mut bindings::dev_pm_opp) -> Result<ARef<Self>> from_raw_opp_owned() argument
1087 from_raw_opp<'a>(ptr: *mut bindings::dev_pm_opp) -> Result<&'a Self> from_raw_opp() argument
1099 freq(&self, index: Option<u32>) -> Hertz freq() argument
1125 pub fn power(&self) -> MicroWatt { power() method
1133 required_pstate(&self, index: u32) -> u32 required_pstate() argument
[all...]
H A Dacpi.rs1 // SPDX-License-Identifier: GPL-2.0
3 //! Advanced Configuration and Power Interface abstractions.
29 fn index(&self) -> usize { in index()
30 self.0.driver_data in index()
39 pub const fn new(id: &'static CStr) -> Self { in new() argument
41 build_assert!(src.len() <= Self in new()
[all...]
H A Dregulator.rs1 // SPDX-License-Identifier: GPL-2.0
6 //! The intention is to allow systems to dynamically control regulator power
7 //! output in order to save power and prolong battery life. This applies to both
16 //! See [Voltage and current regulator API](https://docs.kernel.org/driver-api/regulator.html)
72 /// Obtains and enables a [`devres`]-managed regulator for a device.
81 /// [`devres`]: https://docs.kernel.org/driver-api/driver-model/devres.html
82 /// [`regulator_disable()`]: https://docs.kernel.org/driver-ap
255 set_voltage(&self, min_voltage: Voltage, max_voltage: Voltage) -> Result set_voltage() argument
305 get(dev: &Device, name: &CStr) -> Result<Self> get() argument
332 get(dev: &Device, name: &CStr) -> Result<Self> get() argument
364 get(dev: &Device, name: &CStr) -> Result<Self> get() argument
388 drop(&mut self) drop() argument
410 from_microvolts(uv: i32) -> Self from_microvolts() argument
[all...]
/linux/rust/kernel/block/mq/
H A Dgen_disk.rs1 // SPDX-License-Identifier: GPL-2.0
6 //! C header: [`include/linux/blk-mq.h`](srctree/include/linux/blk-mq.h)
11 error::{self, from_err_ptr, Result},
12 fmt::{self, Write},
31 fn default() -> Self { in default()
32 Self {
41 rotational(mut self, rotational: bool) -> Self rotational() argument
63 logical_block_size(mut self, block_size: u32) -> Result<Self> logical_block_size() argument
78 physical_block_size(mut self, block_size: u32) -> Result<Self> physical_block_size() argument
85 capacity_sectors(mut self, capacity: u64) -> Self capacity_sectors() argument
91 build<T: Operations>( self, name: fmt::Arguments<'_>, tagset: Arc<TagSet<T>>, ) -> Result<GenDisk<T>> build() argument
190 drop(&mut self) drop() argument
[all...]
/linux/scripts/gdb/linux/
H A Dgenpd.py1 # SPDX-License-Identifier: GPL-2.0
25 if dev['power']['runtime_error']:
27 if dev['power']['disable_depth']:
35 return _RPM_STATUS_LOOKUP[dev['power']['runtime_status']]
43 def __init__(self): argument
44 super(LxGenPDSummary, self).__init__('lx-genpd-summary', gdb.COMMAND_DATA)
46 def summary_one(self, genpd): argument
50 status_string = 'off-{}'.format(genpd['state_idx'])
59 gdb.write('%-30s %-15s %s\n' % (
70 gdb.write(' %-50s %s\n' % (kobj_path, rtpm_status_str(dev)))
[all …]
/linux/tools/perf/pmu-events/arch/arm64/thead/yitian710/sys/
H A Dali_drw.json24 "BriefDescription": "A Read-Modify-Write Op at HIF interface. The unit is 64B.",
136 "BriefDescription": "A read-write turnaround.",
150 "BriefDescription": "A Write-After-Read hazard.",
157 "BriefDescription": "A Read-After-Write hazard.",
164 "BriefDescription": "A Write-After-Write hazard.",
171 "BriefDescription": "Rank0 enters self-refresh(SRE).",
178 "BriefDescription": "Rank1 enters self-refresh(SRE).",
185 "BriefDescription": "Rank2 enters self-refresh(SRE).",
192 "BriefDescription": "Rank3 enters self-refresh(SRE).",
199 "BriefDescription": "Rank0 enters power-down(PDE).",
[all …]
/linux/arch/arm/mach-socfpga/
H A Dself-refresh.S1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (C) 2014-2015 Altera Corporation. All rights reserved.
32 .arch armv7-a
44 * return value: lower 16 bits: loop count going into self refresh
45 * upper 16 bits: loop count exiting self refresh
48 /* Enable dynamic clock gating in the Power Control Register. */
53 /* Enable self refresh: set sdr.ctrlgrp.lowpwreq.selfrshreq = 1 */
89 /* Disable self-refresh: set sdr.ctrlgrp.lowpwreq.selfrshreq = 0 */
109 * Shift loop count for exiting self refresh into upper 16 bits.
110 * Leave loop count for requesting self refresh in lower 16 bits.
[all …]
/linux/arch/arm/mach-lpc32xx/
H A Dpm.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * arch/arm/mach-lpc32xx/pm.c
12 * LPC32XX CPU and system power management
14 * The LPC32XX has three CPU modes for controlling system power: run,
15 * direct-run, and halt modes. When switching between halt and run modes,
16 * the CPU transistions through direct-run mode. For Linux, direct-run
25 * Direct-run mode:
36 * wake the system up back into direct-run mode.
41 * SDRAM will still be accessible in direct-run mode. In DDR based systems,
42 * a transition to direct-run mode will stop all DDR accesses (no clocks).
[all …]
/linux/drivers/staging/iio/accel/
H A Dadis16203.c1 // SPDX-License-Identifier: GPL-2.0+
22 /* Output, power supply */
31 /* Output, x-axis inclination */
34 /* Output, y-axis inclination */
58 /* General-purpose digital input/output control */
81 /* Self-test at power-on: 1 = disabled, 0 = enabled */
87 /* Self-test enable */
90 /* Data-ready enable: 1 = enabled, 0 = disabled */
93 /* Data-ready polarity: 1 = active high, 0 = active low */
96 /* Data-ready line selection: 1 = DIO1, 0 = DIO0 */
[all …]
/linux/arch/arm/mach-at91/
H A Dpm_suspend.S1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * arch/arm/mach-at91/pm_slow_clock.S
13 #include "pm_data-offsets.h"
16 .arch armv7-a
102 * Enable self-refresh
141 /* Switch to self-refresh. */
147 /* Wait for self-refresh enter. */
153 /* Disable DX DLLs for non-backup modes. */
172 /* Power down DDR PHY data receivers. */
177 /* Power down ADDR/CMD IO. */
[all …]
/linux/Documentation/devicetree/bindings/mfd/
H A Dx-powers,axp152.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mfd/x-powers,axp152.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: X-Powers AXP PMIC
10 - Chen-Yu Tsai <wens@csie.org>
13 - if:
18 - x-powers,axp152
19 - x-powers,axp202
20 - x-powers,axp209
[all …]
/linux/Documentation/trace/coresight/
H A Dcoresight-cpu-debug.rst9 ------------
11 Coresight CPU debug module is defined in ARMv8-a architecture reference manual
13 debug module and it is mainly used for two modes: self-hosted debug and
16 explore debugging method which rely on self-hosted debug mode, this document
19 The debug module provides sample-based profiling extension, which can be used
21 every CPU has one dedicated debug module to be connected. Based on self-hosted
29 --------------
31 - During driver registration, it uses EDDEVID and EDDEVID1 - two device ID
32 registers to decide if sample-based profiling is implemented or not. On some
36 - At the time this documentation was written, the debug driver mainly relies on
[all …]
/linux/tools/power/pm-graph/
H A Dsleepgraph.py2 # SPDX-License-Identifier: GPL-2.0-only
21 # https://www.intel.com/content/www/us/en/developer/topic-technology/open/pm-graph/overview.html
23 # git@github.com:intel/pm-graph
51 # ----------------- LIBRARIES --------------------
74 print('[%09.3f] %s' % (time.time()-mystarttime, msg))
82 # ----------------- CLASSES --------------------
86 # A global, single-instance container used to
108 cgtest = -1
126 epath = '/sys/kernel/tracing/events/power/'
127 pmdpath = '/sys/power/pm_debug_messages'
[all …]
/linux/drivers/usb/host/
H A Dehci-fsl.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2005-2009 MontaVista Software, Inc.
8 * Power Management support by Dave Liu <daveliu@freescale.com>,
9 * Jerry Huang <Chang-Ming.Huang@freescale.com> and
29 #include "ehci-fsl.h"
32 #define DRV_NAME "fsl-ehci"
40 * fsl_ehci_drv_probe - initialize FSL-based HCDs
56 pr_debug("initializing FSL-SOC USB Controller\n"); in fsl_ehci_drv_probe()
59 pdata = dev_get_platdata(&pdev->dev); in fsl_ehci_drv_probe()
61 dev_err(&pdev->dev, in fsl_ehci_drv_probe()
[all …]
H A Dohci-at91.c1 // SPDX-License-Identifier: GPL-1.0+
6 * Copyright (C) 2005 Thibaut VARENE <varenet@parisc-linux.org>
11 * Based on ohci-omap.c
16 #include <linux/arm-smccc.h>
18 #include <linux/dma-mapping.h>
30 #include <soc/at91/atmel-sfr.h>
40 ((struct ohci_at91_priv *)hcd_to_ohci(h)->priv)
57 bool wakeup; /* Saved wake-up state for resume */
71 /*-------------------------------------------------------------------------*/
75 if (ohci_at91->clocked) in at91_start_clock()
[all …]
H A Dehci-hub.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2001-2004 by David Brownell
6 /* this file is part of ehci-hcd.c */
8 /*-------------------------------------------------------------------------*/
16 /*-------------------------------------------------------------------------*/
26 return !udev->maxchild && udev->persist_enabled && in persist_enabled_on_companion()
27 udev->bus->root_hub->speed < USB_SPEED_HIGH; in persist_enabled_on_companion()
30 /* After a power loss, ports that were owned by the companion must be
41 if (!ehci->owned_ports) in ehci_handover_companion_ports()
55 port = HCS_N_PORTS(ehci->hcs_params); in ehci_handover_companion_ports()
[all …]
/linux/arch/sh/boards/mach-migor/
H A Dsdram.S1 /* SPDX-License-Identifier: GPL-2.0
3 * Migo-R sdram self/auto-refresh setup code
11 #include <asm/asm-offsets.h>
13 #include <asm/romimage-macros.h>
15 /* code to enter and leave self-refresh. must be self-contained.
16 * this code will be copied to on-chip memory and executed from there.
21 /* SBSC: disable power down and put in self-refresh mode */
42 /* SBSC: set auto-refresh mode */
51 mov #-1, r4
/linux/arch/sh/boards/mach-ap325rxa/
H A Dsdram.S1 /* SPDX-License-Identifier: GPL-2.0
3 * AP325RXA sdram self/auto-refresh setup code
11 #include <asm/asm-offsets.h>
13 #include <asm/romimage-macros.h>
15 /* code to enter and leave self-refresh. must be self-contained.
16 * this code will be copied to on-chip memory and executed from there.
21 /* SBSC: disable power down and put in self-refresh mode */
42 /* SBSC: set auto-refresh mode */
51 mov #-1, r4
/linux/drivers/usb/core/
H A Dhcd-pci.c1 // SPDX-License-Identifier: GPL-2.0+
3 * (C) Copyright David Brownell 2000-2002
23 /* PCI-based HCs are common, but plenty of non-PCI HCs are used too */
38 return pdev->class == CL_OHCI || pdev->class == CL_UHCI; in is_ohci_or_uhci()
50 unsigned int slot = PCI_SLOT(pdev->devfn); in for_each_companion()
59 if (companion->bus != pdev->bus || in for_each_companion()
60 PCI_SLOT(companion->devfn) != slot) in for_each_companion()
67 if (companion->class != CL_UHCI && companion->class != CL_OHCI && in for_each_companion()
68 companion->class != CL_EHCI) in for_each_companion()
72 if (!companion_hcd || !companion_hcd->self.root_hub) in for_each_companion()
[all …]
/linux/arch/mips/kernel/
H A Dpm.c1 // SPDX-License-Identifier: GPL-2.0-or-later
21 * mips_cpu_save() - Save general CPU state.
36 * mips_cpu_restore() - Restore general CPU state.
44 if (current->mm) in mips_cpu_restore()
45 write_c0_entryhi(cpu_asid(cpu, current->mm)); in mips_cpu_restore()
52 write_c0_userlocal(current_thread_info()->tp_value); in mips_cpu_restore()
59 * mips_pm_notifier() - Notifier for preserving general CPU context.
60 * @self: Notifier block.
64 * This is called when a CPU power management event occurs, and is used to
65 * ensure that important CPU context is preserved across a CPU power down.
[all …]

12345678910>>...21