/linux/Documentation/devicetree/bindings/memory-controllers/ |
H A D | rockchip,rk3399-dmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/rockchip,rk3399-dmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Brian Norris <briannorris@chromium.org> 15 - rockchip,rk3399-dmc 17 devfreq-events: 26 clock-names: 28 - const: dmc_clk 30 operating-points-v2: true [all …]
|
/linux/Documentation/devicetree/bindings/usb/ |
H A D | usb251xb.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Microchip USB 2.0 Hi-Speed Hub Controller 10 - Richard Leitner <richard.leitner@skidata.com> 15 - microchip,usb2422 16 - microchip,usb2512b 17 - microchip,usb2512bi 18 - microchip,usb2513b 19 - microchip,usb2513bi [all …]
|
/linux/include/soc/at91/ |
H A D | sama7-ddr.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 33 #define DDR3PHY_ACIOCR_CSPDD_CS0 (1 << 18) /* CS#[0] Power Down Driver */ 34 #define DDR3PHY_ACIOCR_CKPDD_CK0 (1 << 8) /* CK[0] Power Down Driver */ 35 #define DDR3PHY_ACIORC_ACPDD (1 << 3) /* AC Power Down Driver */ 38 #define DDR3PHY_DXCCR_DXPDR (1 << 3) /* Data Power Down Receiver */ 41 #define DDR3PHY_DSGCR_ODTPDD_ODT0 (1 << 20) /* ODT[0] Power Down Driver */ 44 #define DDR3PHY_ZQ0SR0_PDO_OFF (0) /* Pull-down output impedance select offset */ 45 #define DDR3PHY_ZQ0SR0_PUO_OFF (5) /* Pull-up output impedance select offset */ 46 #define DDR3PHY_ZQ0SR0_PDODT_OFF (10) /* Pull-down on-die termination impedance select offset */ 47 #define DDR3PHY_ZQ0SRO_PUODT_OFF (15) /* Pull-up on-die termination impedance select offset */ [all …]
|
H A D | at91sam9_ddrsdr.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 46 #define AT91_DDRSDRC_OCD (1 << 12) /* Off-Chip Driver [SAM9 Only] */ 63 #define AT91_DDRSDRC_TXSNR (0xff << 8) /* Exit self-refresh to non-read */ 64 #define AT91_DDRSDRC_TXSRD (0xff << 16) /* Exit self-refresh to read */ 65 #define AT91_DDRSDRC_TXP (0xf << 24) /* Exit power-down delay */ 68 #define AT91_DDRSDRC_TXARD (0xf << 0) /* Exit active power down delay to read command in mode "F… 69 #define AT91_DDRSDRC_TXARDS (0xf << 4) /* Exit active power down delay to read command in mode "… 73 #define AT91_DDRSDRC_LPR 0x1C /* Low Power Register */ 74 #define AT91_DDRSDRC_LPCB (3 << 0) /* Low-power Configurations */ 80 #define AT91_DDRSDRC_LPDDR2_PWOFF (1 << 3) /* LPDDR Power Off */ [all …]
|
H A D | at91sam9_sdramc.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * arch/arm/mach-at91/include/mach/at91sam9_sdramc.h 8 * SDRAM Controllers (SDRAMC) - System peripherals registers. 54 #define AT91_SDRAMC_TXSR (0xf << 28) /* Exit Self Refresh to Active Delay */ 56 #define AT91_SDRAMC_LPR 0x10 /* SDRAM Controller Low Power Register */ 57 #define AT91_SDRAMC_LPCB (3 << 0) /* Low-power Configurations */ 62 #define AT91_SDRAMC_PASR (7 << 4) /* Partial Array Self Refresh */ 63 #define AT91_SDRAMC_TCSR (3 << 8) /* Temperature Compensated Self Refresh */ 65 #define AT91_SDRAMC_TIMEOUT (3 << 12) /* Time to define when Low Power Mode is enabled */
|
/linux/tools/crypto/ccp/ |
H A D | test_dbc.py | 2 # SPDX-License-Identifier: GPL-2.0 25 def system_is_secured() -> bool: 34 def __init__(self, data) -> None: argument 35 self.d = None 36 self.signature = b"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" 37 self.uid = b"1111111111111111" 40 def setUp(self) -> None: argument 41 self.d = open(DEVICE_NODE) 44 def tearDown(self) -> None: argument 45 if self.d: [all …]
|
/linux/scripts/gdb/linux/ |
H A D | genpd.py | 1 # SPDX-License-Identifier: GPL-2.0 25 if dev['power']['runtime_error']: 27 if dev['power']['disable_depth']: 35 return _RPM_STATUS_LOOKUP[dev['power']['runtime_status']] 43 def __init__(self): argument 44 super(LxGenPDSummary, self).__init__('lx-genpd-summary', gdb.COMMAND_DATA) 46 def summary_one(self, genpd): argument 50 status_string = 'off-{}'.format(genpd['state_idx']) 59 gdb.write('%-30s %-15s %s\n' % ( 70 gdb.write(' %-50s %s\n' % (kobj_path, rtpm_status_str(dev))) [all …]
|
/linux/tools/perf/pmu-events/arch/arm64/thead/yitian710/sys/ |
H A D | ali_drw.json | 24 "BriefDescription": "A Read-Modify-Write Op at HIF interface. The unit is 64B.", 136 "BriefDescription": "A read-write turnaround.", 150 "BriefDescription": "A Write-After-Read hazard.", 157 "BriefDescription": "A Read-After-Write hazard.", 164 "BriefDescription": "A Write-After-Write hazard.", 171 "BriefDescription": "Rank0 enters self-refresh(SRE).", 178 "BriefDescription": "Rank1 enters self-refresh(SRE).", 185 "BriefDescription": "Rank2 enters self-refresh(SRE).", 192 "BriefDescription": "Rank3 enters self-refresh(SRE).", 199 "BriefDescription": "Rank0 enters power-down(PDE).", [all …]
|
/linux/arch/arm/mach-at91/ |
H A D | pm_suspend.S | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * arch/arm/mach-at91/pm_slow_clock.S 13 #include "pm_data-offsets.h" 16 .arch armv7-a 91 * Set state for 2.5V low power regulator 92 * @ena: 0 - disable regulator 93 * 1 - enable regulator 125 * Enable self-refresh 164 /* Switch to self-refresh. */ 170 /* Wait for self-refresh enter. */ [all …]
|
/linux/arch/arm/mach-socfpga/ |
H A D | self-refresh.S | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * Copyright (C) 2014-2015 Altera Corporation. All rights reserved. 32 .arch armv7-a 44 * return value: lower 16 bits: loop count going into self refresh 45 * upper 16 bits: loop count exiting self refresh 48 /* Enable dynamic clock gating in the Power Control Register. */ 53 /* Enable self refresh: set sdr.ctrlgrp.lowpwreq.selfrshreq = 1 */ 89 /* Disable self-refresh: set sdr.ctrlgrp.lowpwreq.selfrshreq = 0 */ 109 * Shift loop count for exiting self refresh into upper 16 bits. 110 * Leave loop count for requesting self refresh in lower 16 bits. [all …]
|
/linux/drivers/media/usb/cx231xx/ |
H A D | cx231xx-pcb-cfg.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 cx231xx-pcb-cfg.h - driver for Conexant 87 Sound-IF Signals present */ 93 SELF_POWER = 0x0, /* 0: self power */ 94 BUS_POWER = 0x40 /* 1: bus power */ 172 u8 type; /* bus power or self power, 173 self power--0, bus_power--1 */ 174 u8 speed; /* usb speed, 2.0--1, 1.1--0 */ 176 u32 ts1_source; /* three source -- BDA,External,encode */ 179 u8 digital_index; /* bus-power used */ [all …]
|
/linux/arch/arm/mach-lpc32xx/ |
H A D | pm.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * arch/arm/mach-lpc32xx/pm.c 12 * LPC32XX CPU and system power management 14 * The LPC32XX has three CPU modes for controlling system power: run, 15 * direct-run, and halt modes. When switching between halt and run modes, 16 * the CPU transistions through direct-run mode. For Linux, direct-run 25 * Direct-run mode: 36 * wake the system up back into direct-run mode. 41 * SDRAM will still be accessible in direct-run mode. In DDR based systems, 42 * a transition to direct-run mode will stop all DDR accesses (no clocks). [all …]
|
/linux/drivers/gpu/drm/ |
H A D | drm_self_refresh_helper.c | 1 // SPDX-License-Identifier: MIT 27 * framework to implement panel self refresh (SR) support. Drivers are 31 * &drm_connector_state.self_refresh_aware to true at runtime if it is SR-aware 32 * (meaning it knows how to initiate self refresh on the panel). 38 * that tells you to disable/enable SR on the panel instead of power-cycling it. 42 * &drm_crtc_state.self_refresh_active if they want to enter low power mode 72 struct drm_crtc *crtc = sr_data->crtc; in drm_self_refresh_helper_entry_work() 73 struct drm_device *dev = crtc->dev; in drm_self_refresh_helper_entry_work() 85 ret = -ENOMEM; in drm_self_refresh_helper_entry_work() 90 state->acquire_ctx = &ctx; in drm_self_refresh_helper_entry_work() [all …]
|
/linux/drivers/staging/iio/accel/ |
H A D | adis16203.c | 1 // SPDX-License-Identifier: GPL-2.0+ 22 /* Output, power supply */ 31 /* Output, x-axis inclination */ 34 /* Output, y-axis inclination */ 58 /* General-purpose digital input/output control */ 81 /* Self-test at power-on: 1 = disabled, 0 = enabled */ 87 /* Self-test enable */ 90 /* Data-ready enable: 1 = enabled, 0 = disabled */ 93 /* Data-ready polarity: 1 = active high, 0 = active low */ 96 /* Data-ready line selection: 1 = DIO1, 0 = DIO0 */ [all …]
|
H A D | adis16240.c | 1 // SPDX-License-Identifier: GPL-2.0+ 23 /* Output, power supply */ 26 /* Output, x-axis accelerometer */ 29 /* Output, y-axis accelerometer */ 32 /* Output, z-axis accelerometer */ 41 /* Output, x-axis acceleration peak */ 44 /* Output, y-axis acceleration peak */ 47 /* Output, z-axis acceleration peak */ 50 /* Output, sum-of-squares acceleration peak */ 68 /* Calibration, x-axis acceleration offset adjustment */ [all …]
|
/linux/Documentation/devicetree/bindings/mfd/ |
H A D | x-powers,axp152.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mfd/x-powers,axp152.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: X-Powers AXP PMIC 10 - Chen-Yu Tsai <wens@csie.org> 13 - if: 18 - x-powers,axp152 19 - x-powers,axp202 20 - x-powers,axp209 [all …]
|
/linux/Documentation/trace/coresight/ |
H A D | coresight-cpu-debug.rst | 9 ------------ 11 Coresight CPU debug module is defined in ARMv8-a architecture reference manual 13 debug module and it is mainly used for two modes: self-hosted debug and 16 explore debugging method which rely on self-hosted debug mode, this document 19 The debug module provides sample-based profiling extension, which can be used 21 every CPU has one dedicated debug module to be connected. Based on self-hosted 29 -------------- 31 - During driver registration, it uses EDDEVID and EDDEVID1 - two device ID 32 registers to decide if sample-based profiling is implemented or not. On some 36 - At the time this documentation was written, the debug driver mainly relies on [all …]
|
/linux/arch/sh/boards/mach-migor/ |
H A D | sdram.S | 1 /* SPDX-License-Identifier: GPL-2.0 3 * Migo-R sdram self/auto-refresh setup code 11 #include <asm/asm-offsets.h> 13 #include <asm/romimage-macros.h> 15 /* code to enter and leave self-refresh. must be self-contained. 16 * this code will be copied to on-chip memory and executed from there. 21 /* SBSC: disable power down and put in self-refresh mode */ 42 /* SBSC: set auto-refresh mode */ 51 mov #-1, r4
|
/linux/arch/sh/boards/mach-ap325rxa/ |
H A D | sdram.S | 1 /* SPDX-License-Identifier: GPL-2.0 3 * AP325RXA sdram self/auto-refresh setup code 11 #include <asm/asm-offsets.h> 13 #include <asm/romimage-macros.h> 15 /* code to enter and leave self-refresh. must be self-contained. 16 * this code will be copied to on-chip memory and executed from there. 21 /* SBSC: disable power down and put in self-refresh mode */ 42 /* SBSC: set auto-refresh mode */ 51 mov #-1, r4
|
/linux/rust/kernel/ |
H A D | workqueue.rs | 1 // SPDX-License-Identifier: GPL-2.0 11 //! generic, they are used only at compile-time, so they shouldn't exist in the final binary. 37 //! use kernel::workqueue::{self, impl_has_work, new_work, Work, WorkItem}; 47 //! impl HasWork<Self> for MyStruct { self.work } 51 //! fn new(value: i32) -> Result<Arc<Self>> { 54 //! work <- new_work!("MyStruct::work"), 79 //! use kernel::workqueue::{self, impl_has_work, new_work, Work, WorkItem}; 92 //! impl HasWork<Self, 1> for MyStruct { self.work_1 } 93 //! impl HasWork<Self, 2> for MyStruct { self.work_2 } 97 //! fn new(value_1: i32, value_2: i32) -> Result<Arc<Self>> { [all …]
|
/linux/arch/mips/kernel/ |
H A D | pm.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 21 * mips_cpu_save() - Save general CPU state. 36 * mips_cpu_restore() - Restore general CPU state. 44 if (current->mm) in mips_cpu_restore() 45 write_c0_entryhi(cpu_asid(cpu, current->mm)); in mips_cpu_restore() 52 write_c0_userlocal(current_thread_info()->tp_value); in mips_cpu_restore() 59 * mips_pm_notifier() - Notifier for preserving general CPU context. 60 * @self: Notifier block. 64 * This is called when a CPU power management event occurs, and is used to 65 * ensure that important CPU context is preserved across a CPU power down. [all …]
|
/linux/drivers/usb/host/ |
H A D | ehci-hub.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright (C) 2001-2004 by David Brownell 6 /* this file is part of ehci-hcd.c */ 8 /*-------------------------------------------------------------------------*/ 16 /*-------------------------------------------------------------------------*/ 26 return !udev->maxchild && udev->persist_enabled && in persist_enabled_on_companion() 27 udev->bus->root_hub->speed < USB_SPEED_HIGH; in persist_enabled_on_companion() 30 /* After a power loss, ports that were owned by the companion must be 41 if (!ehci->owned_ports) in ehci_handover_companion_ports() 55 port = HCS_N_PORTS(ehci->hcs_params); in ehci_handover_companion_ports() [all …]
|
H A D | xhci-hub.c | 1 // SPDX-License-Identifier: GPL-2.0 18 #include "xhci-trace.h" 54 bos->bLength = USB_DT_BOS_SIZE; in xhci_create_usb3x_bos_desc() 55 bos->bDescriptorType = USB_DT_BOS; in xhci_create_usb3x_bos_desc() 56 bos->wTotalLength = cpu_to_le16(USB_DT_BOS_SIZE + in xhci_create_usb3x_bos_desc() 58 bos->bNumDeviceCaps = 1; in xhci_create_usb3x_bos_desc() 61 for (i = 0; i < xhci->num_port_caps; i++) { in xhci_create_usb3x_bos_desc() 62 u8 major = xhci->port_caps[i].maj_rev; in xhci_create_usb3x_bos_desc() 63 u8 minor = xhci->port_caps[i].min_rev; in xhci_create_usb3x_bos_desc() 68 port_cap = &xhci->port_caps[i]; in xhci_create_usb3x_bos_desc() [all …]
|
/linux/rust/kernel/net/phy/ |
H A D | reg.rs | 1 // SPDX-License-Identifier: GPL-2.0 45 fn read(&self, dev: &mut Device) -> Result<u16>; in read() argument 48 fn write(&self, dev: &mut Device, val: u16) -> Result; in write() argument 51 fn read_status(dev: &mut Device) -> Result<u16>; in read_status() 60 pub const BMCR: Self = C22(0x00); 62 pub const BMSR: Self = C22(0x01); 64 pub const PHYSID1: Self = C22(0x02); 66 pub const PHYSID2: Self = C22(0x03); 67 /// Auto-negotiation advertisement. 68 pub const ADVERTISE: Self = C22(0x04); [all …]
|
/linux/drivers/net/wireless/ath/wcn36xx/ |
H A D | hal.h | 20 /*--------------------------------------------------------------------------- 32 All values are in the range 0..255 (ie they are 8-bit values) 33 ---------------------------------------------------------------------------*/ 91 /* How many frames until we start a-mpdu TX session */ 99 /* Init/De-Init */ 258 /* ADD SELF STA REQ and RSP */ 262 /* DEL SELF STA SUPPORT */ 438 /* 20/40MHZ offset-HIGH 40/80MHZ offset HIGH */ 444 /* Spatial Multiplexing(SM) Power Save mode */ 446 /* Static SM Power Save mode */ [all …]
|