| /freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
| H A D | loongson,ls2k-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/loongson,ls2k-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Loongson-2 SoC Pinctrl Controller 10 - zhanghongchen <zhanghongchen@loongson.cn> 11 - Yinbo Zhu <zhuyinbo@loongson.cn> 14 - $ref: pinctrl.yaml# 18 const: loongson,ls2k-pinctrl 24 '-pins$': [all …]
|
| H A D | brcm,ns-pinmux.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/brcm,ns-pinmux.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Rafał Miłecki <rafal@milecki.pl> 23 - brcm,bcm4708-pinmux 24 - brcm,bcm4709-pinmux 25 - brcm,bcm53012-pinmux 30 reg-names: 34 '-pins$': [all …]
|
| H A D | brcm,bcm4708-pinmux.txt | 10 Node of the pinmux must be nested in the CRU (Central Resource Unit) "syscon" 14 - compatible: must be one of: 15 "brcm,bcm4708-pinmux" 16 "brcm,bcm4709-pinmux" 17 "brcm,bcm53012-pinmux" 18 - offset: offset of pin registers in the CRU block 21 - "spi": "spi_grp" 22 - "i2c": "i2c_grp" 23 - "pwm": "pwm0_grp", "pwm1_grp", "pwm2_grp", "pwm3_grp" 24 - "uart1": "uart1_grp" [all …]
|
| H A D | brcm,nsp-pinmux.txt | 7 - compatible: 8 Must be "brcm,nsp-pinmux" 10 - reg: 15 - function: 18 - groups: 22 Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt 26 pinmux: pinmux@1803f1c0 { 27 compatible = "brcm,nsp-pinmux"; 32 pinctrl-names = "default"; 33 pinctrl-0 = <&pwm>, <&gpio_b>, <&nand_sel>; [all …]
|
| H A D | nuvoton,wpcm450-pinctrl.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/nuvoton,wpcm450-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jonathan Neuschäfer <j.neuschaefer@gmx.net> 14 const: nuvoton,wpcm450-pinctrl 19 '#address-cells': 22 '#size-cells': 28 # 2. a pinmux node configures pin muxing for a group of pins (e.g. rmii2) 31 "^gpio@[0-7]$": [all …]
|
| H A D | bitmain,bm1880-pinctrl.txt | 7 - compatible: Should be "bitmain,bm1880-pinctrl" 8 - reg: Offset and length of pinctrl space in SCTRL. 10 Please refer to pinctrl-bindings.txt in this directory for details of the 17 includes pinmux and various pin configuration parameters, such as pull-up, 20 Each configuration node can consist of multiple nodes describing the pinmux 24 The following generic properties as defined in pinctrl-bindings.txt are valid 25 to specify in a pinmux subnode: 29 - pins: An array of strings, each string containing the name of a pin. 32 MIO0 - MIO111 34 - groups: An array of strings, each string containing the name of a pin [all …]
|
| /freebsd/sys/contrib/device-tree/src/loongarch/ |
| H A D | loongson-2k1000-ref.dts | 1 // SPDX-License-Identifier: GPL-2.0 6 /dts-v1/; 8 #include "dt-bindings/thermal/thermal.h" 9 #include "loongson-2k1000.dtsi" 12 compatible = "loongson,ls2k1000-ref", "loongson,ls2k1000"; 13 model = "Loongson-2K1000 Reference Board"; 20 stdout-path = "serial0:115200n8"; 30 reserved-memory { 31 #address-cells = <2>; 32 #size-cells = <2>; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/st/ |
| H A D | stm32f7-pinctrl.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 7 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 8 #include <dt-bindings/mfd/stm32f7-rc [all...] |
| H A D | stm32mp133c-prihmb.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 2 /dts-v1/; 4 #include <dt-bindings/gpio/gpio.h> 5 #include <dt-bindings/input/input.h> 6 #include <dt-bindings/leds/common.h> 7 #include <dt-bindings/regulator/st,stm32mp13-regulator.h> 10 #include "stm32mp13-pinctrl.dtsi" 13 model = "Priva E-Measuringbox board"; 18 mdio-gpio0 = &mdio0; 27 stdout-path = "serial0:115200n8"; [all …]
|
| H A D | stm32f4-pinctrl.dtsi | 2 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com> 4 * This file is dual-licensed: you can use it either under the terms 43 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 44 #include <dt-bindings/mfd/stm32f4-rcc.h> 49 #address-cells = <1>; 50 #size-cells = <1>; 52 interrupt-parent = <&exti>; 56 gpio-controller; 57 #gpio-cells = <2>; 58 interrupt-controller; [all …]
|
| /freebsd/sys/contrib/device-tree/src/riscv/sophgo/ |
| H A D | sg2042-evb-v2.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 13 compatible = "sophgo,sg2042-evb-v2", "sophgo,sg2042"; 16 stdout-path = "serial0"; 19 pwmfan: pwm-fan { 20 compatible = "pwm-fan"; 21 cooling-levels = <103 128 179 230 255>; 23 #cooling-cells = <2>; 26 thermal-zones { [all …]
|
| H A D | sg2042-milkv-pioneer.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 12 model = "Milk-V Pioneer"; 16 stdout-path = "serial0"; 19 gpio-power { 20 compatible = "gpio-keys"; 22 key-power { 26 linux,input-type = <EV_KEY>; 27 debounce-interval = <100>; [all …]
|
| H A D | sg2042-evb-v1.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 13 compatible = "sophgo,sg2042-evb-v1", "sophgo,sg2042"; 16 stdout-path = "serial0"; 19 gpio-power { 20 compatible = "gpio-keys"; 22 key-power { 26 linux,input-type = <EV_KEY>; 27 debounce-interval = <100>; [all …]
|
| H A D | sg2002-licheerv-nano-b.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 12 compatible = "sipeed,licheerv-nano-b", "sipeed,licheerv-nano", "sophgo,sg2002"; 27 stdout-path = "serial0:115200n8"; 32 clock-frequency = <25000000>; 36 uart0_cfg: uart0-cfg { 37 uart0-pins { 38 pinmux = <PINMUX(PIN_UART0_TX, 0)>, 39 <PINMUX(PIN_UART0_RX, 0)>; 40 bias-pull-up; [all …]
|
| H A D | cv1800b-milkv-duo.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 11 model = "Milk-V Duo"; 23 stdout-path = "serial0:115200n8"; 26 reserved-memory { 27 #address-cells = <1>; 28 #size-cells = <1>; 33 no-map; 39 clock-frequency = <25000000>; 43 uart0_cfg: uart0-cfg { [all …]
|
| /freebsd/sys/contrib/device-tree/src/riscv/starfive/ |
| H A D | jh7100-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/leds/common.h> 11 #include <dt-bindings/pinctrl/pinctrl-starfive-jh7100.h> 21 stdout-path = "serial0:115200n8"; 25 timebase-frequency = <6250000>; 34 compatible = "gpio-leds"; 36 led-ack { 40 linux,default-trigger = "heartbeat"; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/mediatek/ |
| H A D | pumpkin-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 7 #include <dt-bindings/gpio/gpio.h> 16 stdout-path = "serial0:921600n8"; 21 compatible = "linaro,optee-tz"; 26 gpio-keys { 27 compatible = "gpio-keys"; 28 pinctrl-names = "default"; 29 pinctrl-0 = <&gpio_keys_default>; 31 key-volume-up { 35 wakeup-source; [all …]
|
| H A D | mt8183-evb.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 /dts-v1/; 14 chassis-type = "embedded"; 15 compatible = "mediatek,mt8183-evb", "mediatek,mt8183"; 27 stdout-path = "serial0:921600n8"; 30 reserved-memory { 31 #address-cells = <2>; 32 #size-cells = <2>; 35 compatible = "shared-dma-pool"; 37 no-map; [all …]
|
| H A D | mt8183-pumpkin.dts | 1 // SPDX-License-Identifier: GPL-2.0 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 16 compatible = "mediatek,mt8183-pumpkin", "mediatek,mt8183"; 28 stdout-path = "serial0:921600n8"; 31 reserved-memory { 32 #address-cells = <2>; 33 #size-cells = <2>; 36 scp_mem_reserved: scp-mem@50000000 { [all …]
|
| H A D | mt8188-evb.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 5 /dts-v1/; 11 compatible = "mediatek,mt8188-evb", "mediatek,mt8188"; 26 stdout-path = "serial0:115200n8"; 34 reserved_memory: reserved-memory { 35 #address-cells = <2>; 36 #size-cells = <2>; 40 compatible = "shared-dma-pool"; 42 no-map; 52 pinctrl-names = "default"; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/sophgo/ |
| H A D | sg2000-milkv-duo-module-01-evb.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 3 /dts-v1/; 5 #include "sg2000-milkv-duo-module-01.dtsi" 8 model = "Milk-V Duo Module 01 Evaluation Board"; 9 compatible = "milkv,duo-module-01-evb", "milkv,duo-module-01", "sophgo,sg2000"; 12 stdout-path = "serial0:115200n8"; 17 sdhci0_cfg: sdhci0-cfg { 18 sdhci0-cd-pins { 19 pinmux = <PINMUX(PIN_SD0_CD, 0)>; 20 bias-pull-up; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/microchip/ |
| H A D | at91-sama5d27_som1_ek.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * at91-sama5d27_som1_ek.dts - Device Tree file for SAMA5D27-SOM1-EK board 10 /dts-v1/; 11 #include "at91-sama5d27_som1.dtsi" 12 #include <dt-bindings/mfd/atmel-flexcom.h> 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/input/input.h> 18 …compatible = "atmel,sama5d27-som1-ek", "atmel,sama5d27-som1", "atmel,sama5d27", "atmel,sama5d2", "… 29 stdout-path = "serial0:115200n8"; 34 atmel,vbus-gpio = <&pioA PIN_PD20 GPIO_ACTIVE_HIGH>; [all …]
|
| H A D | at91-sama5d27_som1.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * at91-sama5d27_som1.dtsi - Device Tree file for SAMA5D27 SoM1 board 10 #include "sama5d2-pinfunc.h" 11 #include <dt-bindings/gpio/gpio.h> 15 compatible = "atmel,sama5d27-som1", "atmel,sama5d27", "atmel,sama5d2", "atmel,sama5"; 23 clock-frequency = <32768>; 27 clock-frequency = <24000000>; 32 sdmmc0: sdio-host@a0000000 { 33 microchip,sdcal-inverted; 38 pinctrl-names = "default"; [all …]
|
| H A D | at91-sama5d2_xplained.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * at91-sama5d2_xplained.dts - Device Tree file for SAMA5D2 Xplained board 8 /dts-v1/; 10 #include "sama5d2-pinfunc.h" 11 #include <dt-bindings/mfd/atmel-flexcom.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/input/input.h> 14 #include <dt-bindings/regulator/active-semi,8945a-regulator.h> 18 compatible = "atmel,sama5d2-xplained", "atmel,sama5d2", "atmel,sama5"; 28 stdout-path = "serial0:115200n8"; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/nxp/mxs/ |
| H A D | imx28-btt3.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 6 /dts-v1/; 7 #include "imx28-lwe.dtsi" 12 compatible = "lwn,imx28-btt3", "fsl,imx28"; 24 compatible = "powertip,hx8238a", "panel-dpi"; 25 power-supply = <®_3v3>; 26 width-mm = <70>; 27 height-mm = <52>; 29 panel-timing { 30 clock-frequency = <6500000>; [all …]
|