Home
last modified time | relevance | path

Searched full:sd0 (Results 1 – 25 of 115) sorted by relevance

12345

/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dmarvell,armada-38x-pinctrl.txt39 mpp21 21 gpio, spi0(cs1), ge1(rxd0), sata0(prsnt), sd0(cmd), dev(bootcs), sata1(prsnt)
42 mpp24 24 gpio, spi0(miso), ua0(cts), ua1(rxd), sd0(d4), dev(ready)
43 mpp25 25 gpio, spi0(cs0), ua0(rts), ua1(txd), sd0(d5), dev(cs0)
44 mpp26 26 gpio, spi0(cs2), i2c1(sck), sd0(d6), dev(cs1)
45 mpp27 27 gpio, spi0(cs3), ge1(txclkout), i2c1(sda), sd0(d7), dev(cs2)
46 mpp28 28 gpio, ge1(txd0), sd0(clk), dev(ad5)
55 mpp37 37 gpio, ptp(clk), ge1(rxclk), sd0(d3), dev(ad8)
56 mpp38 38 gpio, ptp(evreq), ge1(rxd1), ref(clk_out0), sd0(d0), dev(ad4)
57 mpp39 39 gpio, i2c1(sck), ge1(rxd2), ua0(cts), sd0(d1), dev(a2)
58 mpp40 40 gpio, i2c1(sda), ge1(rxd3), ua0(rts), sd0(d2), dev(ad6)
[all …]
H A Dmarvell,armada-39x-pinctrl.txt39 mpp21 21 gpio, spi0(cs1), sata0(prsnt) [1], sd0(cmd), dev(bootcs),
43 mpp24 24 gpio, spi0(miso), ua0(cts), ua1(rxd), sd0(d4), dev(ready)
44 mpp25 25 gpio, spi0(cs0), ua0(rts), ua1(txd), sd0(d5), dev(cs0)
45 mpp26 26 gpio, spi0(cs2), i2c1(sck), sd0(d6), dev(cs1)
46 mpp27 27 gpio, spi0(cs3), i2c1(sda), sd0(d7), dev(cs2), ge(txclkout)
47 mpp28 28 gpio, sd0(clk), dev(ad5), ge(txd0)
56 mpp37 37 gpio, sd0(d3), dev(ad8), ge(rxclk)
57 mpp38 38 gpio, ref(clk), sd0(d0), dev(ad4), ge(rxd1)
58 mpp39 39 gpio, i2c1(sck), ua0(cts), sd0(d1), dev(a2), ge(rxd2)
59 mpp40 40 gpio, i2c1(sda), ua0(rts), sd0(d2), dev(ad6), ge(rxd3)
[all …]
H A Dmarvell,armada-370-pinctrl.txt25 mpp9 9 gpo, ge0(txd3), uart1(txd), sd0(clk), audio(spdifo)
27 mpp11 11 gpio, ge0(rxd0), uart1(rxd), sd0(cmd), spi0(cs1),
29 mpp12 12 gpio, ge0(rxd1), i2c1(sda), sd0(d0), spi1(cs0),
31 mpp13 13 gpio, ge0(rxd2), i2c1(sck), sd0(d1), tdm(pclk),
33 mpp14 14 gpio, ge0(rxd3), pcie(clkreq0), sd0(d2), spi1(mosi),
35 mpp15 15 gpio, ge0(rxctl), pcie(clkreq1), sd0(d3), spi1(miso),
68 mpp47 47 gpo, dev(ad8), sd0(clk), audio(spdifo)
69 mpp48 48 gpio, dev(ad9), uart0(rts), sd0(cmd), sata1(prsnt),
71 mpp49 49 gpio, dev(ad10), pcie(clkreq1), sd0(d0), spi1(cs0),
73 mpp50 50 gpio, dev(ad11), uart0(cts), sd0(d1), spi1(miso),
[all …]
H A Dmarvell,armada-98dx3236-pinctrl.txt19 mpp5 5 gpio, pex(rsto), sd0(cmd), dev(bootcs)
20 mpp6 6 gpo, sd0(clk), dev(a2)
21 mpp7 7 gpio, sd0(d0), dev(ale0)
22 mpp8 8 gpio, sd0(d1), dev(ale1)
23 mpp9 9 gpio, sd0(d2), dev(ready0)
24 mpp10 10 gpio, sd0(d3), dev(ad12)
H A Dmarvell,armada-xp-pinctrl.txt51 mpp30 30 gpio, tdm(int1), sd0(clk)
52 mpp31 31 gpio, tdm(int2), sd0(cmd)
53 mpp32 32 gpio, tdm(int3), sd0(d0)
54 mpp33 33 gpio, tdm(int4), sd0(d1), dram(bat), dram(vttctrl)
55 mpp34 34 gpio, tdm(int5), sd0(d2), sata0(prsnt), dram(deccerr)
56 mpp35 35 gpio, tdm(int6), sd0(d3), sata1(prsnt)
H A Dpinctrl-atlas7.txt76 sd0_pmx: sd0@0 {
77 sd0 {
79 function = "sd0";
/freebsd/sys/contrib/device-tree/src/arm/allwinner/
H A Dsun7i-a20-bananapi.dts229 "SD0-D1", "SD0-D0", "SD0-CLK", "SD0-CMD", "SD0-D3",
230 "SD0-D2", "", "",
241 "", "", "SD0-DET", "", "", "", "", "",
/freebsd/sys/contrib/device-tree/Bindings/regulator/
H A Dregulator-max77620.txt18 in-sd0-supply: Input supply for SD0, INA-SD0 or INB-SD0 pins.
128 sd0 {
/freebsd/sys/contrib/device-tree/src/arm/samsung/
H A Dexynos3250-pinctrl.dtsi381 sd0_clk: sd0-clk-pins {
388 sd0_cmd: sd0-cmd-pins {
395 sd0_cd: sd0-cd-pins {
402 sd0_rdqs: sd0-rdqs-pins {
409 sd0_bus1: sd0-bus-width1-pins {
416 sd0_bus4: sd0-bus-width4-pins {
423 sd0_bus8: sd0-bus-width8-pins {
H A Dexynos5260-pinctrl.dtsi456 sd0_clk: sd0-clk-pins {
463 sd0_cmd: sd0-cmd-pins {
470 sd0_bus1: sd0-bus-width1-pins {
477 sd0_bus4: sd0-bus-width4-pins {
484 sd0_bus8: sd0-bus-width8-pins {
491 sd0_rdqs: sd0-rdqs-pins {
H A Dexynos5410-pinctrl.dtsi413 sd0_clk: sd0-clk-pins {
420 sd0_cmd: sd0-cmd-pins {
427 sd0_cd: sd0-cd-pins {
434 sd0_bus1: sd0-bus-width1-pins {
441 sd0_bus4: sd0-bus-width4-pins {
483 sd0_bus8: sd0-bus-width8-pins {
H A Dexynos5420-pinctrl.dtsi160 sd0_clk: sd0-clk-pins {
167 sd0_cmd: sd0-cmd-pins {
174 sd0_cd: sd0-cd-pins {
181 sd0_bus1: sd0-bus-width1-pins {
188 sd0_bus4: sd0-bus-width4-pins {
195 sd0_bus8: sd0-bus-width8-pins {
202 sd0_rclk: sd0-rclk-pins {
/freebsd/sys/contrib/device-tree/src/arm64/renesas/
H A Drzg2lc-smarc-som.dtsi149 gpio-sd0-pwr-en-hog {
169 * SD0 device selection is XOR between GPIO_SD0_DEV_SEL and SW1[2]
175 gpio-sd0-dev-sel-hog {
200 sdhi0_pins: sd0 {
H A Drzg2l-smarc-som.dtsi220 gpio-sd0-pwr-en-hog {
240 * SD0 device selection is XOR between GPIO_SD0_DEV_SEL and SW1[2]
246 sd0-dev-sel-hog {
271 sdhi0_pins: sd0 {
/freebsd/sys/contrib/device-tree/src/arm/nxp/mxs/
H A Dimx28-ts4600.dts21 reg_vddio_sd0: regulator-vddio-sd0 {
23 regulator-name = "vddio-sd0";
H A Dimx23-evk.dts17 reg_vddio_sd0: regulator-vddio-sd0 {
19 regulator-name = "vddio-sd0";
H A Dimx28-cfa10036.dts30 reg_vddio_sd0: vddio-sd0 {
34 regulator-name = "vddio-sd0";
/freebsd/sys/contrib/device-tree/src/arm64/exynos/
H A Dexynos7885-pinctrl.dtsi229 sd0_clk: sd0-clk-pins {
236 sd0_clk_fast_slew_rate_1x: sd0-clk-fast-slew-rate-1x-pins {
243 sd0_clk_fast_slew_rate_2x: sd0-clk-fast-slew-rate-2x-pins {
250 sd0_clk_fast_slew_rate_3x: sd0-clk-fast-slew-rate-3x-pins {
257 sd0_clk_fast_slew_rate_4x: sd0-clk-fast-slew-rate-4x-pins {
264 sd0_cmd: sd0-cmd-pins {
271 sd0_rdqs: sd0-rdqs-pins {
278 sd0_bus1: sd0-bus-width1-pins {
285 sd0_bus4: sd0-bus-width4-pins {
292 sd0_bus8: sd0-bus-width8-pins {
H A Dexynos7-pinctrl.dtsi495 sd0_clk: sd0-clk-pins {
502 sd0_cmd: sd0-cmd-pins {
509 sd0_ds: sd0-ds-pins {
516 sd0_qrdy: sd0-qrdy-pins {
523 sd0_bus1: sd0-bus-width1-pins {
530 sd0_bus4: sd0-bus-width4-pins {
537 sd0_bus8: sd0-bus-width8-pins {
H A Dexynos850-pinctrl.dtsi406 sd0_clk_pins: sd0-clk-pins {
413 sd0_cmd_pins: sd0-cmd-pins {
420 sd0_rdqs_pins: sd0-rdqs-pins {
427 sd0_nreset_pins: sd0-nreset-pins {
434 sd0_bus1_pins: sd0-bus1-pins {
441 sd0_bus4_pins: sd0-bus4-pins {
448 sd0_bus8_pins: sd0-bus8-pins {
H A Dexynos5433-pinctrl.dtsi256 sd0_clk: sd0-clk-pins {
263 sd0_cmd: sd0-cmd-pins {
270 sd0_rdqs: sd0-rdqs-pins {
277 sd0_qrdy: sd0-qrdy-pins {
284 sd0_bus1: sd0-bus-width1-pins {
291 sd0_bus4: sd0-bus-width4-pins {
298 sd0_bus8: sd0-bus-width8-pins {
/freebsd/sys/contrib/device-tree/src/arm/rockchip/
H A Drk3188.dtsi523 sd0 {
524 sd0_clk: sd0-clk {
528 sd0_cmd: sd0-cmd {
532 sd0_cd: sd0-cd {
536 sd0_wp: sd0-wp {
540 sd0_pwr: sd0-pwr {
544 sd0_bus1: sd0-bus-width1 {
548 sd0_bus4: sd0-bus-width4 {
H A Drk3066a.dtsi565 sd0 {
566 sd0_clk: sd0-clk {
570 sd0_cmd: sd0-cmd {
574 sd0_cd: sd0-cd {
578 sd0_wp: sd0-wp {
582 sd0_bus1: sd0-bus-width1 {
586 sd0_bus4: sd0-bus-width4 {
/freebsd/sys/contrib/device-tree/Bindings/display/bridge/
H A Dsii902x.txt23 pins (SD0 - SD3). Any i2s pin can be connected to any fifo,
26 value is <0>, describing SD0 pin beiging routed to hdmi audio
H A Dsil,sii9022.yaml66 on. There are 4 FIFOs and 4 I2S pins (SD0 - SD3). Any I2S pin can be
69 default value is <0>, describing SD0 pin being routed to HDMI audio

12345