Searched +full:rtic +full:- +full:c (Results 1 – 14 of 14) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/crypto/ |
H A D | fsl,sec-v4.0.yaml | 1 # SPDX-License-Identifier: GPL-2.0 2 # Copyright (C) 2008-2011 Freescale Semiconductor Inc. 4 --- 5 $id: http://devicetree.org/schemas/crypto/fsl,sec-v4.0.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - '"Horia Geantă" <horia.geanta@nxp.com>' 12 - Pankaj Gupta <pankaj.gupta@nxp.com> 13 - Gaurav Jain <gaurav.jain@nxp.com> 25 HW interface between QM & SEC 4 and also BM & SEC 4, on DPAA-enabled parts 40 - items: [all …]
|
H A D | fsl-sec4.txt | 3 Copyright (C) 2008-2011 Freescale Semiconductor Inc. 6 -Overview 7 -SEC 4 Node 8 -Job Ring Node 9 -Run Time Integrity Check (RTIC) Node 10 -Run Time Integrity Check (RTIC) Memory Node 11 -Secure Non-Volatile Storage (SNVS) Node 12 -Secure Non-Volatile Storage (SNVS) Low Power (LP) RTC Node 13 -Full Example 29 HW interface between QM & SEC 4 and also BM & SEC 4, on DPAA-enabled parts [all …]
|
/freebsd/sys/contrib/device-tree/src/powerpc/fsl/ |
H A D | qoriq-sec5.2-0.dtsi | 4 * Copyright 2011-2012 Freescale Semiconductor Inc. 36 compatible = "fsl,sec-v5.2", "fsl,sec-v5.0", "fsl,sec-v4.0"; 37 fsl,sec-era = <5>; 38 #address-cells = <1>; 39 #size-cells = <1>; 45 compatible = "fsl,sec-v5.2-job-ring", 46 "fsl,sec-v5.0-job-ring", 47 "fsl,sec-v4.0-job-ring"; 53 compatible = "fsl,sec-v5.2-job-ring", 54 "fsl,sec-v5.0-job-ring", [all …]
|
H A D | qoriq-sec5.3-0.dtsi | 36 compatible = "fsl,sec-v5.3", "fsl,sec-v5.0", "fsl,sec-v4.0"; 37 fsl,sec-era = <4>; 38 #address-cells = <1>; 39 #size-cells = <1>; 45 compatible = "fsl,sec-v5.3-job-ring", 46 "fsl,sec-v5.0-job-ring", 47 "fsl,sec-v4.0-job-ring"; 53 compatible = "fsl,sec-v5.3-job-ring", 54 "fsl,sec-v5.0-job-ring", 55 "fsl,sec-v4.0-job-ring"; [all …]
|
H A D | qoriq-sec4.2-0.dtsi | 36 compatible = "fsl,sec-v4.2", "fsl,sec-v4.0"; 37 fsl,sec-era = <3>; 38 #address-cells = <1>; 39 #size-cells = <1>; 45 compatible = "fsl,sec-v4.2-job-ring", 46 "fsl,sec-v4.0-job-ring"; 52 compatible = "fsl,sec-v4.2-job-ring", 53 "fsl,sec-v4.0-job-ring"; 59 compatible = "fsl,sec-v4.2-job-ring", 60 "fsl,sec-v4.0-job-ring"; [all …]
|
H A D | qoriq-sec5.0-0.dtsi | 36 compatible = "fsl,sec-v5.0", "fsl,sec-v4.0"; 37 fsl,sec-era = <5>; 38 #address-cells = <1>; 39 #size-cells = <1>; 45 compatible = "fsl,sec-v5.0-job-ring", 46 "fsl,sec-v4.0-job-ring"; 52 compatible = "fsl,sec-v5.0-job-ring", 53 "fsl,sec-v4.0-job-ring"; 59 compatible = "fsl,sec-v5.0-job-ring", 60 "fsl,sec-v4.0-job-ring"; [all …]
|
H A D | qoriq-sec4.0-0.dtsi | 36 compatible = "fsl,sec-v4.0"; 37 fsl,sec-era = <1>; 38 #address-cells = <1>; 39 #size-cells = <1>; 45 compatible = "fsl,sec-v4.0-job-ring"; 51 compatible = "fsl,sec-v4.0-job-ring"; 57 compatible = "fsl,sec-v4.0-job-ring"; 63 compatible = "fsl,sec-v4.0-job-ring"; 68 rtic@6000 { 69 compatible = "fsl,sec-v4.0-rtic"; [all …]
|
H A D | p1023si-post.dtsi | 4 * Copyright 2011 - 2014 Freescale Semiconductor Inc. 36 compatible = "fsl,bman-fbpr"; 37 alloc-ranges = <0 0 0x10 0>; 41 compatible = "fsl,qman-fqd"; 42 alloc-ranges = <0 0 0x10 0>; 46 compatible = "fsl,qman-pfdr"; 47 alloc-ranges = <0 0 0x10 0>; 51 #address-cells = <2>; 52 #size-cells = <1>; 53 compatible = "fsl,p1023-elbc", "fsl,elbc", "simple-bus"; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/freescale/ |
H A D | fsl-ls1012a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree Include file for NXP Layerscape-1012A family SoC. 6 * Copyright 2019-2020 NXP 10 #include <dt-bindings/clock/fsl,qoriq-clockgen.h> 11 #include <dt-bindings/interrupt-controller/arm-gi [all...] |
/freebsd/sys/dts/powerpc/ |
H A D | p3041si.dtsi | 4 * Copyright 2010-2011 Freescale Semiconductor Inc. 35 /dts-v1/; 39 #address-cells = <2>; 40 #size-cells = <2>; 41 interrupt-parent = <&mpic>; 102 #address-cells = <1>; 103 #size-cells = <0>; 108 bus-frequency = <749999996>; 109 next-level-cache = <&L2_0>; 110 L2_0: l2-cache { [all …]
|
H A D | p2041si.dtsi | 35 /dts-v1/; 39 #address-cells = <2>; 40 #size-cells = <2>; 41 interrupt-parent = <&mpic>; 101 #address-cells = <1>; 102 #size-cells = <0>; 107 bus-frequency = <749999996>; 108 next-level-cache = <&L2_0>; 109 L2_0: l2-cache { 110 next-level-cache = <&cpc>; [all …]
|
H A D | p5020si.dtsi | 4 * Copyright 2010-2011 Freescale Semiconductor Inc. 35 /dts-v1/; 39 #address-cells = <2>; 40 #size-cells = <2>; 41 interrupt-parent = <&mpic>; 108 #address-cells = <1>; 109 #size-cells = <0>; 114 bus-frequency = <799999998>; 115 next-level-cache = <&L2_0>; 116 L2_0: l2-cache { [all …]
|
/freebsd/sys/dts/arm/ |
H A D | imx53x.dtsi | 2 * Copyright (c) 2012 The FreeBSD Foundation 3 * Copyright (c) 2013 Rui Paulo 34 #address-cells = <1>; 35 #size-cells = <1>; 43 #address-cells = <1>; 44 #size-cells = <0>; 50 d-cache-line-size = <32>; 51 i-cache-line-size = <32>; 52 d-cache-size = <0x8000>; 53 i-cache-size = <0x8000>; [all …]
|
H A D | imx51x.dtsi | 2 * Copyright (c) 2012 The FreeBSD Foundation 32 #address-cells = <1>; 33 #size-cells = <1>; 41 #address-cells = <1>; 42 #size-cells = <0>; 48 d-cache-line-size = <32>; 49 i-cache-line-size = <32>; 50 d-cache-size = <0x8000>; 51 i-cache-size = <0x8000>; 53 timebase-frequency = <0>; [all …]
|