Home
last modified time | relevance | path

Searched +full:reset +full:- +full:name (Results 1 – 25 of 1082) sorted by relevance

12345678910>>...44

/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Dst,stpmic1.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 - pascal Paillet <p.paillet@foss.st.com>
24 "#interrupt-cells":
27 interrupt-controller: true
36 const: st,stpmic1-onkey
40 - description: onkey-falling, happens when onkey is pressed. IT_PONKEY_F of pmic
41 - description: onkey-rising, happens when onkey is released. IT_PONKEY_R of pmic
43 interrupt-names:
[all …]
H A Drohm,bd71847-pmic.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/mfd/rohm,bd71847-pmi
[all...]
H A Drohm,bd71837-pmic.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/mfd/rohm,bd71837-pmic.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Matti Vaittinen <mazziesaccount@gmail.com>
13 BD71837MWV is programmable Power Management ICs for powering single-core,
14 dual-core, and quad-core SoCs such as NXP-i.MX 8M. It is optimized for low
18 …/www.rohm.com/products/power-management/power-management-ic-for-system/industrial-consumer-applica…
35 clock-names:
38 "#clock-cells":
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/amlogic/
H A Dmeson-g12.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include "meson-g12-common.dtsi"
8 #include <dt-bindings/clock/axg-audio-clkc.h>
9 #include <dt-bindings/power/meson-g12a-power.h>
10 #include <dt-bindings/reset/amlogic,meson-axg-audio-arb.h>
11 #include <dt-bindings/reset/amlogic,meson-g12a-audio-reset.h>
14 tdmif_a: audio-controller-0 {
15 compatible = "amlogic,axg-tdm-iface";
16 #sound-dai-cells = <0>;
17 sound-name-prefix = "TDM_A";
[all …]
H A Dmeson-sm1.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include "meson-g12-common.dtsi"
8 #include <dt-bindings/clock/axg-audio-clkc.h>
9 #include <dt-bindings/power/meson-sm1-power.h>
10 #include <dt-bindings/reset/amlogic,meson-axg-audio-arb.h>
11 #include <dt-bindings/reset/amlogic,meson-g12a-audio-reset.h>
16 tdmif_a: audio-controller-0 {
17 compatible = "amlogic,axg-tdm-iface";
18 #sound-dai-cells = <0>;
19 sound-name-prefix = "TDM_A";
[all …]
/freebsd/usr.sbin/devctl/
H A Ddevctl.828 .Sh NAME
72 .Cm reset
86 consists of a single command followed by command-specific arguments.
92 may be specified either as the name of an existing device or as a
93 bus-specific address.
98 .Bl -tag -width indent
100 Force the kernel to re-probe the device.
119 but the device will retain its current name.
127 Note that this can re-enable a device disabled at boot time via a
153 Clear a previously-forced driver name so that the device is able to use any
[all …]
/freebsd/sys/contrib/device-tree/Bindings/display/tegra/
H A Dnvidia,tegra20-host1x.txt4 - compatible: "nvidia,tegra<chip>-host1x"
5 - reg: Physical base address and length of the controller's registers.
6 For pre-Tegra186, one entry describing the whole register area.
7 For Tegra186, one entry for each entry in reg-names:
8 "vm" - VM region assigned to Linux
9 "hypervisor" - Hypervisor region (only if Linux acts as hypervisor)
10 - interrupts: The interrupt outputs from the controller.
11 - #address-cells: The number of cells used to represent physical base addresses
13 - #size-cells: The number of cells used to represent the size of an address
15 - ranges: The mapping of the host1x address space to the CPU address space.
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/DebugInfo/LogicalView/Core/
H A DLVSupport.h1 //===-- LVSupport.h ---------------------------------------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
46 void reset(T Idx) { Bits[static_cast<unsigned>(Idx)] = 0; } in reset() function
50 // Generate get, set and reset 'bool' functions for LVProperties instances.
51 // FAMILY: instance name.
58 void reset##FIELD() { FAMILY.reset(ENUM::FIELD); }
66 void reset##FIELD() { FAMILY.reset(ENUM::FIELD); }
75 void reset##FIELD() { FAMILY.reset(ENUM::FIELD); }
[all …]
/freebsd/contrib/llvm-project/llvm/lib/ObjectYAML/
H A DWasmYAML.cpp1 //===- WasmYAML.cpp - Wasm YAMLIO implementation --------------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
25 // http://llvm.org/docs/CodingStandards.html#provide-a-virtual-method-anchor-for-classes-in-headers
54 IO.mapRequired("Name", Section.Name); in sectionMapping()
66 IO.mapRequired("Name", Section.Name); in sectionMapping()
74 IO.mapRequired("Name", Section.Name); in sectionMapping()
84 IO.mapRequired("Name", Section.Name); in sectionMapping()
92 IO.mapRequired("Name", Section.Name); in sectionMapping()
[all …]
/freebsd/sys/contrib/device-tree/src/arm/marvell/
H A Darmada-385-clearfog-gtr.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
5 * Rabeeh Khoury <rabeeh@solid-run.com>, based on Russell King clearfog work
9 SERDES mapping -
10 0. SATA1 on CON18, or optionally mini PCIe CON3 - PCIe0
12 2. SATA0 on CON17, or optionally mini PCIe CON4 - PCIe1
14 4. mini PCIe CON2 - PCIe2
17 USB 2.0 mapping -
18 0. USB 2.0 - 0 USB pins header CON12
19 1. USB 2.0 - 1 mini PCIe CON2
20 2. USB 2.0 - 2 to USB 3.0 connector (used with SERDES #3)
[all …]
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dsnps,dwc-qos-ethernet.txt7 IP block. The IP supports multiple options for bus type, clocking and reset
13 - compatible: One of:
14 - "axis,artpec6-eqos", "snps,dwc-qos-ethernet-4.10"
15 Represents the IP core when integrated into the Axis ARTPEC-6 SoC.
16 - "nvidia,tegra186-eqo
[all...]
H A Dhisilicon-hix5hd2-gmac.txt4 - compatible: should contain one of the following SoC strings:
5 * "hisilicon,hix5hd2-gmac"
6 * "hisilicon,hi3798cv200-gmac"
7 * "hisilicon,hi3516a-gmac"
9 * "hisilicon,hisi-gmac-v1"
10 * "hisilicon,hisi-gmac-v2"
13 - reg: specifies base physical address(s) and size of the device registers.
16 - interrupts: should contain the MAC interrupt.
17 - #address-cells: must be <1>.
18 - #size-cells: must be <0>.
[all …]
/freebsd/bin/pax/
H A Dtables.h1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
19 * 3. Neither the name of the University nor the names of its contributors
49 #define A_TAB_SZ 317 /* ftree dir access time reset table */
57 char *name; /* name of first file seen with this ino/dev */ member
65 * Archive write update file time table (the -u, -C flag), hashed by filename.
67 * file time (mod time) and the file name length (for a quick check) are
69 * with -u, the mtime for every node in the archive must always be available
76 int namelen; /* file name length */
83 * Interactive rename table (-i flag), hashed by orig filename.
[all …]
/freebsd/sys/dev/mlx5/mlx5_core/
H A Dmlx5_health.c1 /*-
2 * Copyright (c) 2013-2019, Mellanox Technologies, Ltd. All rights reserved.
60 "Enable firmware reset");
73 ret = -mlx5_vsc_lock(dev); in lock_sem_sw_reset()
79 ret = -mlx5_vsc_lock_addr_space(dev, MLX5_SEMAPHORE_SW_RESET); in lock_sem_sw_reset()
81 if (ret == -EBUSY) in lock_sem_sw_reset()
83 "SW reset FW semaphore already locked, another function will handle the reset\n"); in lock_sem_sw_reset()
86 "SW reset semaphore lock return %d\n", ret); in lock_sem_sw_reset()
100 ret = -mlx5_vsc_lock(dev); in unlock_sem_sw_reset()
106 ret = -mlx5_vsc_unlock_addr_space(dev, MLX5_SEMAPHORE_SW_RESET); in unlock_sem_sw_reset()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dphy-rockchip-typec.txt1 * ROCKCHIP type-c PHY
2 ---------------------
5 - compatible : must be "rockchip,rk3399-typec-phy"
6 - reg: Address and length of the usb phy control register set
7 - rockchip,grf : phandle to the syscon managing the "general
9 - clocks : phandle + clock specifier for the phy clocks
10 - clock-names : string, clock name, must be "tcpdcore", "tcpdphy-ref";
11 - assigned-clocks: main clock, should be <&cru SCLK_UPHY0_TCPDCORE> or
13 - assigned-clock-rates : the phy core clk frequency, shall be: 50000000
14 - resets : a list of phandle + reset specifier pairs
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/rockchip/
H A Drk3568-roc-pc.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/pinctrl/rockchip.h>
10 #include <dt-bindings/soc/rockchip,vop2.h>
15 compatible = "firefly,rk3568-roc-pc", "rockchip,rk3568";
25 stdout-path = "serial2:1500000n8";
28 dc_12v: dc-12v-regulator {
29 compatible = "regulator-fixed";
30 regulator-name = "dc_12v";
[all …]
H A Drk3568-bpi-r2-pro.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Author: Frank Wunderlich <frank-w@public-files.de>
7 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/leds/common.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
11 #include <dt-bindings/soc/rockchip,vop2.h>
15 model = "Bananapi-R2 Pro (RK3568) DDR4 Board";
16 compatible = "sinovoip,rk3568-bpi-r2pro", "rockchip,rk3568";
26 stdout-path = "serial2:1500000n8";
[all …]
H A Drk3588-ok3588-c.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
4 #include "rk3588-fet3588-c.dtsi"
7 model = "Forlinx OK3588-C Board";
8 compatible = "forlinx,ok3588-c", "forlinx,fet3588-c", "rockchip,rk3588";
16 adc-keys-0 {
17 compatible = "adc-keys";
18 io-channels = <&saradc 0>;
19 io-channel-names = "buttons";
20 keyup-threshold-microvolt = <1800000>;
[all …]
/freebsd/contrib/ncurses/man/
H A Dtput.13 .\" Copyright 2018-2023,2024 Thomas E. Dickey *
4 .\" Copyright 1998-2016,2017 Free Software Foundation, Inc. *
25 .\" Except as contained in this notice, the name(s) of the above copyright *
32 .TH @TPUT@ 1 2024-04-20 "ncurses @NCURSES_MAJOR@.@NCURSES_MINOR@" "User commands"
49 .SH NAME
50 \fB\%@TPUT@\fP \-
53 \fB@TPUT@\fP [\fB\-T\fP \fIterminal-type\fP]
54 {\fIcap-code\fP [\fIparameter\fP .\|.\|.\&]} .\|.\|.
56 \fB@TPUT@\fP [\fB\-T\fP \fIterminal-type\fP] [\fB\-x\fP] \fBclear\fP
58 \fB@TPUT@\fP [\fB\-T\fP \fIterminal-type\fP] \fBinit\fP
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/nvidia/
H A Dtegra186.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/tegra186-clock.h>
3 #include <dt-bindings/gpio/tegra186-gpio.h>
4 #include <dt-bindings/interrupt-controller/arm-gi
[all...]
/freebsd/lib/libdevctl/
H A Ddevctl.328 .Sh NAME
87 may be specified as either the name of an existing device or as a
88 bus-specific address.
89 The following bus-specific address formats are currently supported:
90 .Bl -tag -offset indent
141 but the device will retain its current name.
152 function re-enables a disabled device.
183 driver rather than only drivers with a previously specified name.
194 After the device's name is reset,
226 function resets the specified device using bus-specific reset method.
[all …]
/freebsd/contrib/llvm-project/lldb/source/API/
H A DSBListener.cpp1 //===-- SBListener.cpp ----------------------------------------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
25 SBListener::SBListener(const char *name) in SBListener() argument
26 : m_opaque_sp(Listener::MakeListener(name)) { in SBListener()
27 LLDB_INSTRUMENT_VA(this, name); in SBListener()
51 return this->operator bool(); in IsValid()
64 m_opaque_sp->AddEvent(event_sp); in AddEvent()
71 m_opaque_sp->Clear(); in Clear()
84 return m_opaque_sp->StartListeningForEventSpec( in StartListeningForEventClass()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dxgene.txt1 Device Tree Clock bindings for APM X-Gene
5 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
8 - compatible : shall be one of the following:
9 "apm,xgene-socpll-clock" - for a X-Gene SoC PLL clock
10 "apm,xgene-pcppll-clock" - for a X-Gene PCP PLL clock
11 "apm,xgene-pmd-clock" - for a X-Gene PMD clock
12 "apm,xgene-device-clock" - for a X-Gene device clock
13 "apm,xgene-socpll-v2-clock" - for a X-Gene SoC PLL v2 clock
14 "apm,xgene-pcppll-v2-clock" - for a X-Gene PCP PLL v2 clock
17 - reg : shall be the physical PLL register address for the pll clock.
[all …]
/freebsd/sys/contrib/device-tree/Bindings/ata/
H A Dahci-st.txt6 - compatible : Must be "st,ahci"
7 - reg : Physical base addresses and length of register sets
8 - interrupts : Interrupt associated with the SATA device
9 - interrupt-names : Associated name must be; "hostc"
10 - clocks : The phandle for the clock
11 - clock-names : Associated name must be; "ahci_clk"
12 - phys : The phandle for the PHY port
13 - phy-names : Associated name must be; "ahci_phy"
16 - resets : The power-down, soft-reset and power-reset lines of SATA IP
17 - reset-names : Associated names must be; "pwr-dwn", "sw-rst" and "pwr-rst"
[all …]
/freebsd/sys/contrib/device-tree/Bindings/dma/
H A Darm-pl330.txt7 - compatible: should include both "arm,pl330" and "arm,primecell".
8 - reg: physical base address of the controller and length of memory mapped
10 - interrupts: interrupt number to the cpu.
13 - dma-coherent : Present if dma operations are coherent
14 - #dma-cells: must be <1>. used to represent the number of integer
16 - dma-channels: contains the total number of DMA channels supported by the DMAC
17 - dma-requests: contains the total number of DMA requests supported by the DMAC
18 - arm,pl330-broken-no-flushp: quirk for avoiding to execute DMAFLUSHP
19 - arm,pl330-periph-burst: quirk for performing burst transfer only
20 - resets: contains an entry for each entry in reset-names.
[all …]

12345678910>>...44