Home
last modified time | relevance | path

Searched +full:reset +full:- +full:active +full:- +full:low (Results 1 – 25 of 1180) sorted by relevance

12345678910>>...48

/linux/Documentation/devicetree/bindings/power/reset/
H A Dgpio-restart.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/reset/gpio-restart.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: GPIO controlled reset
10 - Sebastian Reichel <sre@kernel.org>
15 This binding supports level and edge triggered reset. At driver load time, the driver will
17 'open-source' is not found, the GPIO line will be driven in the inactive state. Otherwise its
21 is configured as an output, and driven active, triggering a level triggered reset condition.
22 This will also cause an inactive->active edge condition, triggering positive edge triggered
[all …]
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-mdm9615-wp8548-mangoh-green.dts1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
13 #include "qcom-mdm9615-wp8548.dtsi"
17 compatible = "swir,mangoh-green-wp8548", "swir,wp8548", "qcom,mdm9615";
28 stdout-path = "serial1:115200n8";
34 * - 2 : GPIOEXP_INT2
35 * - 7 : IOT1_GPIO2
36 * - 8 : IOT0_GPIO4
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dti,tlv320adcx140.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Texas Instruments TLV320ADCX140 Quad Channel Analog-to-Digital Converter
11 - Andrew Davis <afd@ti.com>
14 The TLV320ADCX140 are multichannel (4-ch analog recording or 8-ch digital
15 PDM microphones recording), high-performance audio, analog-to-digital
28 - ti,tlv320adc3140
29 - ti,tlv320adc5140
30 - ti,tlv320adc6140
[all …]
H A Drohm,bd28623.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 that can be connected to GPIOs reset and mute.
15 - Katsuhiro Suzuki <katsuhiro@katsuster.net>
18 - $ref: dai-common.yaml#
24 "#sound-dai-cells":
27 VCCA-supply:
31 VCCP1-supply:
35 VCCP2-supply:
[all …]
H A Dcirrus,cs35l45.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ricardo Rivera-Matos <rriveram@opensource.cirrus.com>
11 - Richard Fitzgerald <rf@opensource.cirrus.com>
18 - $ref: dai-common.yaml#
23 - cirrus,cs35l45
31 '#sound-dai-cells':
34 reset-gpios:
37 vdd-a-supply:
[all …]
/linux/Documentation/devicetree/bindings/media/i2c/
H A Daptina,mt9v111.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo@jmondi.org>
13 The Aptina MT9V111 is a 1/4-Inch VGA-format digital image sensor with a core
16 The sensor has an active pixel array of 640x480 pixels and can output a number
17 of image resolutions and formats controllable through a simple two-wires
30 enable-gpios:
31 description: Enable signal, pin name "OE#". Active low.
34 standby-gpios:
[all …]
/linux/Documentation/firmware-guide/acpi/
H A Dgpio-properties.rst1 .. SPDX-License-Identifier: GPL-2.0
16 // Bluetooth device with reset and shutdown GPIOs
31 ToUUID("daffd814-6eba-4d8c-8a91-bc9bbf4aa301"),
34 Package () { "reset-gpios", Package () { ^BTH, 1, 1, 0 } },
35 Package () { "shutdown-gpios", Package () { ^BTH, 0, 0, 0 } },
52 If 1, the GPIO is marked as active-low.
55 active-low or active-high, the "active_low" argument can be used here.
56 Setting it to 1 marks the GPIO as active-low.
61 In our Bluetooth example the "reset-gpios" refers to the second GpioIo()
70 +-------------+-------------+-----------------------------------------------+
[all …]
/linux/arch/arm/boot/dts/marvell/
H A Ddove-cm-a510.dtsi2 * Device Tree include for Compulab CM-A510 System-on-Module
6 * This file is dual-licensed: you can use it either under the terms
46 * The CM-A510 comes with several optional components:
66 * U2: 2 dual-role USB2.0 ports
70 * W: Broadcom BCM4319 802.11b/g/n (USI WM-N-BM-01 on SDIO1)
72 * GPIOs used on CM-A510:
73 * 1 GbE PHY reset (active low)
75 * 8 PowerOff (active low)
76 * 13 Touchscreen pen irq (active low)
77 * 65 System LED (active high)
[all …]
H A Darmada-385-clearfog-gtr.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
5 * Rabeeh Khoury <rabeeh@solid-run.com>, based on Russell King clearfog work
9 SERDES mapping -
10 0. SATA1 on CON18, or optionally mini PCIe CON3 - PCIe0
12 2. SATA0 on CON17, or optionally mini PCIe CON4 - PCIe1
14 4. mini PCIe CON2 - PCIe2
17 USB 2.0 mapping -
18 0. USB 2.0 - 0 USB pins header CON12
19 1. USB 2.0 - 1 mini PCIe CON2
20 2. USB 2.0 - 2 to USB 3.0 connector (used with SERDES #3)
[all …]
H A Ddove-sbc-a510.dts2 * Device Tree file for Compulab SBC-A510 Single Board Computer
6 * This file is dual-licensed: you can use it either under the terms
46 * SBC-A510 comprises a PCA9555 I2C GPIO expander its GPIO lines connected to
48 * 0.0 USB0 VBUS_EN (active high)
51 * 0.3 DVI transmitter TI TFP410 PD# (active low power down)
52 * 0.4 LVDS transmitter DS90C365 PD# (active low power down)
53 * 0.5 LCD nRST (active low reset)
54 * 0.6 PCIe0 nRST (active low reset)
55 * 0.7 mini-PCIe slot W_DISABLE#
60 * 1.3 MMC VCC_EN (active high) and P21.7
[all …]
/linux/Documentation/devicetree/bindings/gpio/
H A Dnxp,pcf8575.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: PCF857x-compatible I/O expanders
10 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
13 The PCF857x-compatible chips have "quasi-bidirectional" I/O lines that can be
14 driven high by a pull-up current source or driven low to ground. This
17 line is configured (a) as output and driving the signal low/high, or (b) as
18 input and reporting a low/high value, without knowing the last value written
19 since the chip came out of reset (if any). The only reliable solution for
[all …]
/linux/drivers/watchdog/
H A Dwd501p.h1 /* SPDX-License-Identifier: GPL-1.0+ */
31 /* inverted opto isolated reset output: */
33 /* opto isolated reset output: */
39 #define WDC_SR_WCCR 1 /* Active low */ /* X X X */
40 #define WDC_SR_TGOOD 2 /* X X - */
43 #define WDC_SR_FANGOOD 16 /* X - - */
44 #define WDC_SR_PSUOVER 32 /* Active low */ /* X X - */
45 #define WDC_SR_PSUUNDR 64 /* Active low */ /* X X - */
46 #define WDC_SR_IRQ 128 /* Active low */ /* X X X */
/linux/drivers/gpu/drm/meson/
H A Dmeson_dw_mipi_dsi.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
11 /* Top-level registers */
14 * 1=Assert SW reset of timing feature. 0=Release reset.
16 * 1=Assert SW reset on mipi_dsi_host_dpi block. 0=Release reset.
18 * 1=Assert SW reset on mipi_dsi_host_intr block. 0=Release reset.
20 * 1=Assert SW reset on IP core. 0=Release reset.
35 * [2] RW clock_freerun: Apply to auto-clock gate only. Default 0.
36 * 0=Default, use auto-clock gating to save power;
37 * 1=use free-run clock, disable auto-clock gating, for debug mode.
39 * have auto-clock gating. 1=Enable pixclk. Default 0.
[all …]
/linux/arch/arm64/boot/dts/marvell/
H A Darmada-8040-clearfog-gt-8k.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
9 #include "armada-8040.dtsi"
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/gpio/gpio.h>
16 compatible = "solidrun,clearfog-gt-8k", "marvell,armada8040",
17 "marvell,armada-ap806-quad", "marvell,armada-ap806";
20 stdout-path = "serial0:115200n8";
35 compatible = "pwm-fan";
37 cooling-levels = <0 51 102 153 204 255>;
38 #cooling-cells = <2>;
[all …]
/linux/Documentation/devicetree/bindings/iio/chemical/
H A Dams,ccs811.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Narcisa Vasile <narcisaanamaria12@gmail.com>
13 Ultra-Low Power Digital Gas Sensor for Monitoring Indoor Air Quality.
18 - ams,ccs811
22 reset-gpios:
23 description: GPIO connected to the nRESET line. This is an active low
27 wakeup-gpios:
28 description: GPIO connected to the nWAKE line. This is an active low
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8186-corsola-steelix.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
6 /dts-v1/;
7 #include "mt8186-corsola.dtsi"
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
12 pp1000_edpbrdg: regulator-pp1000-edpbrdg {
13 compatible = "regulator-fixed";
14 regulator-name = "pp1000_edpbrdg";
15 pinctrl-names = "default";
16 pinctrl-0 = <&en_pp1000_edpbrdg>;
[all …]
/linux/Documentation/devicetree/bindings/display/bridge/
H A Dps8640.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Nicolas Boichat <drinkcat@chromium.org>
13 The PS8640 is a low power MIPI-to-eDP video format converter supporting
28 powerdown-gpios:
30 description: GPIO connected to active low powerdown.
32 reset-gpios:
34 description: GPIO connected to active low reset.
36 vdd12-supply:
[all …]
/linux/drivers/gpu/drm/bridge/analogix/
H A Danalogix-i2c-txcommon.h1 /* SPDX-License-Identifier: GPL-2.0-only */
16 /* Device ID Low Byte Register */
34 /* Reset Control Register 1 */
45 /* Reset Control Register 2 */
98 /* Total Line Status Low Byte Register */
104 /* Active Line Status Low Byte Register */
107 /* Active Line Status High Byte Register */
119 /* Total Pixel Status Low Byte Register */
125 /* Active Pixel Status Low Byte Register */
128 /* Active Pixel Status High Byte Register */
[all …]
/linux/drivers/clk/ux500/
H A Dreset-prcc.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Reset controller portions for the U8500 PRCC
12 #include <linux/reset-controller.h>
17 #include "reset-prcc.h"
21 /* This macro flattens the 2-dimensional PRCC numberspace */
26 * Reset registers in each PRCC - the reset lines are active low
28 * want to put into reset into the CLEAR register, this will assert
29 * the reset by pulling the line low. SET take the device out of
30 * reset. The status reflects the actual state of the line.
50 return -EINVAL; in prcc_num_to_index()
[all …]
/linux/Documentation/devicetree/bindings/gnss/
H A Dbrcm,bcm4751.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Johan Hovold <johan@kernel.org>
11 - Linus Walleij <linus.walleij@linaro.org>
20 - $ref: gnss-common.yaml#
21 - $ref: /schemas/serial/serial-peripheral-props.yaml#
26 - brcm,bcm4751
27 - brcm,bcm4752
28 - brcm,bcm4753
[all …]
/linux/Documentation/devicetree/bindings/input/touchscreen/
H A Dcypress,cy8ctma340.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
14 - Javier Martinez Canillas <javier@dowhile0.org>
15 - Linus Walleij <linus.walleij@linaro.org>
18 - $ref: touchscreen.yaml#
26 - const: cypress,cy8ctma340
27 - const: cypress,cy8ctst341
28 - const: cypress,cyttsp-spi
31 - const: cypress,cyttsp-i2c
[all …]
/linux/arch/arm/mach-sa1100/include/mach/
H A Dh3xxx.h1 /* SPDX-License-Identifier: GPL-2.0-only */
39 /* machine-specific gpios */
60 …H3XXX_EGPIO_CARD_RESET (H3XXX_EGPIO_BASE + 1) /* reset the attached pcmcia/compactflash card. ac…
61 #define H3XXX_EGPIO_OPT_RESET (H3XXX_EGPIO_BASE + 2) /* reset the attached option pack. active hi…
62 #define H3XXX_EGPIO_CODEC_NRESET (H3XXX_EGPIO_BASE + 3) /* reset the onboard UDA1341. active low. …
63 #define H3XXX_EGPIO_OPT_NVRAM_ON (H3XXX_EGPIO_BASE + 4) /* apply power to optionpack nvram, active …
64 #define H3XXX_EGPIO_OPT_ON (H3XXX_EGPIO_BASE + 5) /* full power to option pack. active high. */
65 #define H3XXX_EGPIO_LCD_ON (H3XXX_EGPIO_BASE + 6) /* enable 3.3V to LCD. active high. */
66 #define H3XXX_EGPIO_RS232_ON (H3XXX_EGPIO_BASE + 7) /* UART3 transceiver force on. Active high. */
69 #define H3600_EGPIO_LCD_PCI (H3XXX_EGPIO_BASE + 8) /* LCD control IC enable. active high. */
[all …]
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3588-rock-5b-plus.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
5 #include "rk3588-rock-5b.dtsi"
9 compatible = "radxa,rock-5b-plus", "rockchip,rk3588";
11 rfkill-wwan {
12 compatible = "rfkill-gpio";
13 label = "rfkill-m2-wwan";
14 radio-type = "wwan";
15 shutdown-gpios = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>;
18 vcc3v3_4g: regulator-vcc3v3-4g {
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmicrochip,mcp23s08.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Himanshu Bhavani <himanshu.bhavani@siliconsignals.io>
17 - $ref: /schemas/spi/spi-peripheral-props.yaml#
22 - microchip,mcp23s08
23 - microchip,mcp23s17
24 - microchip,mcp23s18
25 - microchip,mcp23008
26 - microchip,mcp23017
[all …]
/linux/drivers/char/mwave/
H A D3780i.h3 * 3780i.h -- declarations for 3780i.c
23 * LIMITATION, ANY WARRANTIES OR CONDITIONS OF TITLE, NON-INFRINGEMENT,
42 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
45 * 10/23/2000 - Alpha Release
60 #define DSP_MsaAddrLow 0x0004 /* MSP System Address, low word */
62 #define DSP_MsaDataDSISHigh 0x0008 /* MSA data register: d-store word or high byte of i-stor…
63 #define DSP_MsaDataISLow 0x000A /* MSA data register: low word of i-store */
69 unsigned char SoftReset:1; /* RW: Soft reset 0=normal, 1=soft reset active */
92 #define DSP_PowerMgCfgIndex 0x0010 /* Low poser suspend/resume enable */
96 unsigned char IrqActiveLow:1; /* RW: IRQ active high or low: 0=high, 1=low */
[all …]

12345678910>>...48