Home
last modified time | relevance | path

Searched +full:qoriq +full:- +full:core +full:- +full:mux +full:- +full:1 (Results 1 – 4 of 4) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dqoriq-clock.txt1 * Clock Block on Freescale QorIQ Platforms
3 Freescale QorIQ chips take primary clocking input from the external
10 All references to "1.0" and "2.0" refer to the QorIQ chassis version to
14 --------------- -------------
18 1. Clock Block Binding
21 - compatible: Should contain a chip-specific clock block compatible
22 string and (if applicable) may contain a chassis-version clock
25 Chip-specific strings are of the form "fsl,<chip>-clockgen", such as:
26 * "fsl,p2041-clockgen"
27 * "fsl,p3041-clockgen"
[all …]
H A Dfsl,qoriq-clock-legacy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/fsl,qoriq-clock-legacy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Legacy Clock Block on Freescale QorIQ Platforms
10 - Frank Li <Frank.Li@nxp.com>
16 Most of the bindings are from the common clock binding[1].
17 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
22 - fsl,qoriq-core-pll-1.0
23 - fsl,qoriq-core-pll-2.0
[all …]
H A Dfsl,qoriq-clock.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/fsl,qoriq-clock.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Clock Block on Freescale QorIQ Platforms
10 - Frank Li <Frank.Li@nxp.com>
13 Freescale QorIQ chips take primary clocking input from the external
20 All references to "1.0" and "2.0" refer to the QorIQ chassis version to
24 --------------- -------------
36 - items:
[all …]
/freebsd/sys/arm64/qoriq/clk/
H A Dls1088a_clkgen.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
11 * 1. Redistributions of source code must retain the above copyright
30 * Based on QorIQ LS1088A Reference Manual, Rev. 1, 11/2020.
49 #include <arm64/qoriq/clk/qoriq_clkgen.h>
52 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0
62 .shift = 1,
79 .shift = 1,
92 .shift = 1,
104 /* 4.7.2 Core Cluster a Clock Control/Status Register (CLKC1CSR - CLKC2CSR) */
[all …]