| /freebsd/sys/contrib/device-tree/src/arm64/rockchip/ |
| H A D | rockchip-pinconf.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /omit-if-no-ref/ 8 pcfg_pull_up: pcfg-pull-up { 9 bias-pull-up; 12 /omit-if-no-ref/ 13 pcfg_pull_down: pcfg-pull-down { 14 bias-pull-down; 17 /omit-if-no-ref/ 18 pcfg_pull_none: pcfg-pull-none { 19 bias-disable; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
| H A D | msm8996-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2016, The Linux Foundation. All rights reserved. 17 drive-strength = <2>; /* 2 mA */ 18 bias-pull-down; /* pull down */ 19 input-enable; 32 drive-strength = <16>; 33 bias-disable; 34 output-low; 44 drive-strength = <16>; 45 bias-pull-down; [all …]
|
| H A D | msm8998-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 bias-disable; /* NO pull */ 9 drive-strength = <16>; /* 16 mA */ 16 bias-disable; /* NO pull */ 17 drive-strength = <2>; /* 2 mA */ 24 bias-pull-up; /* pull up */ 25 drive-strength = <10>; /* 10 mA */ 32 bias-pull-up; /* pull up */ 33 drive-strength = <2>; /* 2 mA */ 40 bias-pull-up; /* pull up */ [all …]
|
| H A D | msm8916-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved. 8 blsp1_uart1_default: blsp1-uart1-default-state { 13 drive-strength = <16>; 14 bias-disable; 17 blsp1_uart1_sleep: blsp1-uart1-sleep-state { 21 drive-strength = <2>; 22 bias-pull-down; 25 blsp1_uart2_default: blsp1-uart2-default-state { 29 drive-strength = <16>; [all …]
|
| H A D | ipq9574-rdp433.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 5 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved. 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include "ipq9574-rdp-common.dtsi" 15 model = "Qualcomm Technologies, Inc. IPQ9574/AP-AL02-C7"; 16 compatible = "qcom,ipq9574-ap-al02-c7", "qcom,ipq9574"; 24 pinctrl-0 = <&pcie1_default>; 25 pinctrl-names = "default"; 27 perst-gpios = <&tlmm 26 GPIO_ACTIVE_LOW>; [all …]
|
| H A D | qru1000-idp.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 6 /dts-v1/; 8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 14 compatible = "qcom,qru1000-idp", "qcom,qru1000"; 15 chassis-type = "embedded"; 22 stdout-path = "serial0:115200n8"; 25 ppvar_sys: ppvar-sys-regulator { 26 compatible = "regulator-fixed"; 27 regulator-name = "ppvar_sys"; 28 regulator-min-microvolt = <4200000>; [all …]
|
| H A D | sc7180-idp.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 12 #include <dt-bindings/pinctrl/qcom,pmic-gpi [all...] |
| H A D | ipq5332-rdp441.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 3 * IPQ5332 AP-MI01.2 board device tree source 5 * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved. 8 /dts-v1/; 10 #include "ipq5332-rdp-common.dtsi" 14 compatible = "qcom,ipq5332-ap-mi01.2", "qcom,ipq5332"; 18 clock-frequency = <400000>; 19 pinctrl-0 = <&i2c_1_pins>; 20 pinctrl-names = "default"; 25 bus-width = <4>; [all …]
|
| H A D | qdu1000-idp.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 6 /dts-v1/; 8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 14 compatible = "qcom,qdu1000-idp", "qcom,qdu1000"; 15 chassis-type = "embedded"; 22 stdout-path = "serial0:115200n8"; 25 ppvar_sys: ppvar-sys-regulator { 26 compatible = "regulator-fixed"; 27 regulator-name = "ppvar_sys"; 28 regulator-min-microvolt = <4200000>; [all …]
|
| H A D | msm8992-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved. 14 drive-strength = <16>; 15 bias-disable; 26 drive-strength = <2>; 27 bias-pull-down; 31 /* 0-3 for sdc1 4-6 for sdc2 */ 33 /* SDC1: CLK -> 0, CMD -> 1, DATA -> 2, RCLK -> 3 */ 34 /* SDC2: CLK -> 4, CMD -> 5, DATA -> 6 */ 35 sdc1_clk_on: clk-on { [all …]
|
| H A D | sc7280-idp.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 8 #include <dt-bindings/iio/qcom,spmi-adc7-pmk8350.h> 9 #include <dt-bindings/input/linux-event-codes.h> 15 #include "sc7280-chrome-common.dtsi" 16 #include "sc7280-herobrine-lte-sku.dtsi" 25 max98360a: audio-codec-0 { 27 pinctrl-names = "default"; 28 pinctrl-0 = <&_en>; 29 sdmode-gpios = <&tlmm 63 GPIO_ACTIVE_HIGH>; 30 #sound-dai-cells = <0>; [all …]
|
| H A D | ipq5424-rdp466.dts | 1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause 8 /dts-v1/; 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/leds/common.h> 16 compatible = "qcom,ipq5424-rdp466", "qcom,ipq5424"; 22 gpio-keys { 23 compatible = "gpio-keys"; 24 pinctrl-0 = <&gpio_keys_default>; 25 pinctrl-names = "default"; 27 button-wps { [all …]
|
| H A D | sa8540p-ride.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 13 #include "sa8540p-pmics.dtsi" 17 compatible = "qcom,sa8540p-ride", "qcom,sa8540p"; 29 stdout-path = "serial0:115200n8"; 34 regulators-0 { 35 compatible = "qcom,pm8150-rpmh-regulators"; 36 qcom,pmic-id = "a"; [all …]
|
| H A D | sc7180-trogdor.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/gpio-keys.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 13 #include <dt-bindings/sound/sc7180-lpass.h> 16 #include "sc7180-firmware-tfa.dtsi" 22 thermal-zones { 23 charger_thermal: charger-thermal { [all …]
|
| H A D | msm8996-sony-xperia-tone.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/leds/common.h> 15 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 16 #include <dt-binding [all...] |
| /freebsd/sys/contrib/device-tree/src/arm/nxp/mxs/ |
| H A D | imx28.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 5 #include <dt-bindings/gpio/gpio.h> 6 #include "imx28-pinfunc.h" 9 #address-cells = <1>; 10 #size-cells = <1>; 12 interrupt-parent = <&icoll>; 15 * pre-existing /chosen node to be available to insert the 42 #address-cells = <1>; 43 #size-cells = <0>; 46 compatible = "arm,arm926ej-s"; [all …]
|
| H A D | imx23.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 5 #include "imx23-pinfunc.h" 8 #address-cells = <1>; 9 #size-cells = <1>; 11 interrupt-parent = <&icoll>; 14 * pre-existing /chosen node to be available to insert the 31 #address-cells = <1>; 32 #size-cells = <0>; 35 compatible = "arm,arm926ej-s"; 42 compatible = "simple-bus"; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/mmc/ |
| H A D | nvidia,tegra20-sdhci.txt | 7 by mmc.txt and the properties used by the sdhci-tegra driver. 10 - compatible : should be one of: 11 - "nvidia,tegra20-sdhci": for Tegra20 12 - "nvidia,tegra30-sdhci": for Tegra30 13 - "nvidia,tegra114-sdhci": for Tegra114 14 - "nvidia,tegra124-sdhci": for Tegra124 and Tegra132 15 - "nvidia,tegra210-sdhci": for Tegra210 16 - "nvidia,tegra186-sdhci": for Tegra186 17 - "nvidia,tegra194-sdhci": for Tegra194 18 - clocks: For Tegra210, Tegra186 and Tegra194 must contain two entries. [all …]
|
| H A D | nvidia,tegra20-sdhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mmc/nvidia,tegra20-sdhci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 18 mmc-controller.yaml and the properties for the Tegra SDHCI controller. 23 - enum: 24 - nvidia,tegra20-sdhci 25 - nvidia,tegra30-sdhci [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/mediatek/ |
| H A D | mt7986a-bananapi-bpi-r3-mini.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Authors: Frank Wunderlich <frank-w@public-files.de> 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/leds/common.h> 14 #include <dt-bindings/pinctrl/mt65xx.h> 19 model = "Bananapi BPI-R3 Mini"; 20 chassis-type = "embedded"; 21 compatible = "bananapi,bpi-r3mini", "mediatek,mt7986a"; [all …]
|
| H A D | mt8395-kontron-3-5-sbc-i1200.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 7 /dts-v1/; 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/input/input.h> 14 #include <dt-bindings/leds/common.h> 15 #include <dt-bindings/pinctrl/mt8195-pinfunc.h> 16 #include <dt-bindings/regulator/mediatek,mt6360-regulator.h> 17 #include <dt-bindings/spmi/spmi.h> 20 model = "Kontron 3.5\"-SBC-i1200"; 21 compatible = "kontron,3-5-sbc-i1200", "mediatek,mt8395", "mediatek,mt8195"; [all …]
|
| H A D | mt8390-genio-common.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Author: Chris Chen <chris-qj.chen@mediatek.com> 9 * Louis-Alexis Eyraud <louisalexis.eyraud@collabora.com> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/input/input.h> 16 #include <dt-bindings/interrupt-controller/irq.h> 17 #include <dt-bindings/pinctrl/mediatek,mt8188-pinfunc.h> 18 #include <dt-bindings/regulator/mediatek,mt6360-regulator.h> 19 #include <dt-bindings/spmi/spmi.h> 20 #include <dt-bindings/usb/pd.h> [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/qcom/ |
| H A D | qcom-apq8064-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 sdcc1_default_state: sdcc1-default-state { 5 clk-pins { 7 drive-strength = <16>; 8 bias-disable; 11 cmd-pins { 13 drive-strength = <10>; 14 bias-pull-up; 17 data-pins { 19 drive-strength = <10>; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
| H A D | mediatek,mt8365-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8365-pinctr [all...] |
| H A D | pinctrl-mt8183.txt | 6 - compatible: value should be one of the following. 7 "mediatek,mt8183-pinctrl", compatible with mt8183 pinctrl. 8 - gpio-controller : Marks the device node as a gpio controller. 9 - #gpio-cells: number of cells in GPIO specifier. Since the generic GPIO 12 - gpio-ranges : gpio valid number range. 13 - reg: physical address base for gpio base registers. There are 10 GPIO 17 - reg-names: gpio base register names. There are 10 gpio base register 20 - interrupt-controller: Marks the device node as an interrupt controller 21 - #interrupt-cells: Should be two. 22 - interrupts : The interrupt outputs to sysirq. [all …]
|