| /freebsd/sys/contrib/device-tree/src/arm64/rockchip/ |
| H A D | rockchip-pinconf.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /omit-if-no-ref/ 8 pcfg_pull_up: pcfg-pull-up { 9 bias-pull-up; 12 /omit-if-no-ref/ 13 pcfg_pull_down: pcfg-pull-down { 14 bias-pull-down; 17 /omit-if-no-ref/ 18 pcfg_pull_none: pcfg-pull-none { 19 bias-disable; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
| H A D | msm8996-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2016, The Linux Foundation. All rights reserved. 17 drive-strength = <2>; /* 2 mA */ 18 bias-pull-down; /* pull down */ 19 input-enable; 32 drive-strength = <16>; 33 bias-disable; 34 output-low; 44 drive-strength = <16>; 45 bias-pull-down; [all …]
|
| H A D | msm8916-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved. 8 blsp1_uart1_default: blsp1-uart1-default-state { 13 drive-strength = <16>; 14 bias-disable; 17 blsp1_uart1_sleep: blsp1-uart1-sleep-state { 21 drive-strength = <2>; 22 bias-pull-down; 25 blsp1_uart2_default: blsp1-uart2-default-state { 29 drive-strength = <16>; [all …]
|
| H A D | msm8992-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved. 14 drive-strength = <16>; 15 bias-disable; 26 drive-strength = <2>; 27 bias-pull-down; 31 /* 0-3 for sdc1 4-6 for sdc2 */ 33 /* SDC1: CLK -> 0, CMD -> 1, DATA -> 2, RCLK -> 3 */ 34 /* SDC2: CLK -> 4, CMD -> 5, DATA -> 6 */ 35 sdc1_clk_on: clk-on { [all …]
|
| H A D | sc7180-idp.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 12 #include <dt-bindings/pinctrl/qcom,pmic-gpi [all...] |
| H A D | sc7280-idp.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 8 #include <dt-bindings/iio/qcom,spmi-adc7-pmk8350.h> 9 #include <dt-bindings/input/linux-event-codes.h> 15 #include "sc7280-chrome-common.dtsi" 16 #include "sc7280-herobrine-lte-sku.dtsi" 25 max98360a: audio-codec-0 { 27 pinctrl-names = "default"; 28 pinctrl-0 = <&_en>; 29 sdmode-gpios = <&tlmm 63 GPIO_ACTIVE_HIGH>; 30 #sound-dai-cells = <0>; [all …]
|
| H A D | sc7180-trogdor.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/gpio-keys.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 13 #include <dt-bindings/sound/sc7180-lpass.h> 16 #include "sc7180-firmware-tfa.dtsi" 22 thermal-zones { 23 charger_thermal: charger-thermal { [all …]
|
| H A D | msm8998-xiaomi-sagit.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 3 * Xiaomi Mi 6 (sagit) device tree source based on msm8998-mtp.dtsi 10 /dts-v1/; 16 #include <dt-bindings/input/input.h> 17 #include <dt-bindings/leds/common.h> 18 #include <dt-bindings/pinctrl/qcom,pmic-gpi [all...] |
| /freebsd/sys/contrib/device-tree/Bindings/mmc/ |
| H A D | nvidia,tegra20-sdhci.txt | 7 by mmc.txt and the properties used by the sdhci-tegra driver. 10 - compatible : should be one of: 11 - "nvidia,tegra20-sdhci": for Tegra20 12 - "nvidia,tegra30-sdhci": for Tegra30 13 - "nvidia,tegra114-sdhci": for Tegra114 14 - "nvidia,tegra124-sdhci": for Tegra124 and Tegra132 15 - "nvidia,tegra210-sdhci": for Tegra210 16 - "nvidia,tegra186-sdhci": for Tegra186 17 - "nvidia,tegra194-sdhci": for Tegra194 18 - clocks: For Tegra210, Tegra186 and Tegra194 must contain two entries. [all …]
|
| H A D | nvidia,tegra20-sdhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mmc/nvidia,tegra20-sdhci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 18 mmc-controller.yaml and the properties for the Tegra SDHCI controller. 23 - enum: 24 - nvidia,tegra20-sdhci 25 - nvidia,tegra30-sdhci [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/qcom/ |
| H A D | qcom-apq8060-dragonboard.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 2 #include <dt-bindings/input/input.h> 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/leds/common.h> 5 #include <dt-bindings/pinctrl/qcom,pmic-gpi [all...] |
| H A D | qcom-msm8960-samsung-expressatt.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 3 #include <dt-bindings/reset/qcom,gcc-msm8960.h> 5 #include "qcom-msm8960.dtsi" 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 9 #include <dt-bindings/input/gpio-keys.h> 12 model = "Samsung Galaxy Express SGH-I437"; 14 chassis-type = "handset"; 23 stdout-path = "serial0:115200n8"; [all …]
|
| H A D | qcom-apq8064-sony-xperia-lagan-yuga.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/gpio/gpio.h> 3 #include <dt-bindings/input/input.h> 4 #include <dt-bindings/mfd/qcom-rpm.h> 5 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 7 #include "qcom-apq8064-v2.0.dtsi" 13 compatible = "sony,xperia-yuga", "qcom,apq8064"; 14 chassis-type = "handset"; 21 stdout-path = "serial0:115200n8"; 24 gpio-keys { [all …]
|
| H A D | qcom-msm8960-cdp.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 4 #include "qcom-msm8960.dtsi" 9 compatible = "qcom,msm8960-cdp", "qcom,msm8960"; 16 stdout-path = "serial0:115200n8"; 19 ext_l2: gpio-regulator { 20 compatible = "regulator-fixed"; 21 regulator-nam [all...] |
| H A D | qcom-apq8064-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 sdcc1_default_state: sdcc1-default-state { 5 clk-pins { 7 drive-strength = <16>; 8 bias-disable; 11 cmd-pins { 13 drive-strength = <10>; 14 bias-pull-up; 17 data-pins { 19 drive-strength = <10>; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/mediatek/ |
| H A D | mt7986a-bananapi-bpi-r3-mini.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Authors: Frank Wunderlich <frank-w@public-files.de> 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/leds/common.h> 14 #include <dt-bindings/pinctrl/mt65xx.h> 19 model = "Bananapi BPI-R3 Mini"; 20 chassis-type = "embedded"; 21 compatible = "bananapi,bpi-r3mini", "mediatek,mt7986a"; [all …]
|
| H A D | mt7986a-rfb.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 7 /dts-v1/; 8 #include <dt-bindings/pinctrl/mt65xx.h> 14 chassis-type = "embedded"; 15 compatible = "mediatek,mt7986a-rfb", "mediatek,mt7986a"; 22 stdout-path = "serial0:115200n8"; 30 reg_1p8v: regulator-1p8v { 31 compatible = "regulator-fixed"; 32 regulator-name = "fixed-1.8V"; 33 regulator-min-microvolt = <1800000>; [all …]
|
| H A D | mt8183-pumpkin.dts | 1 // SPDX-License-Identifier: GPL-2.0 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 16 compatible = "mediatek,mt8183-pumpkin", "mediatek,mt8183"; 28 stdout-path = "serial0:921600n8"; 31 reserved-memory { 32 #address-cells = <2>; 33 #size-cells = <2>; 36 scp_mem_reserved: scp-mem@50000000 { [all …]
|
| H A D | mt8390-genio-700-evk.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Author: Chris Chen <chris-qj.chen@mediatek.com> 8 /dts-v1/; 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/input/input.h> 14 #include <dt-bindings/interrupt-controller/irq.h> 15 #include <dt-bindings/pinctrl/mediatek,mt8188-pinfunc.h> 16 #include <dt-bindings/regulator/mediatek,mt6360-regulator.h> 17 #include <dt-bindings/spmi/spmi.h> 18 #include <dt-bindings/usb/pd.h> [all …]
|
| H A D | mt8365-evk.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (c) 2021-2022 BayLibre, SAS. 10 /dts-v1/; 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/input/input.h> 14 #include <dt-bindings/pinctrl/mt8365-pinfunc.h> 20 compatible = "mediatek,mt8365-evk", "mediatek,mt8365"; 27 stdout-path = "serial0:921600n8"; 32 compatible = "linaro,optee-tz"; 37 gpio-keys { [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
| H A D | mediatek,mt8365-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8365-pinctr [all...] |
| H A D | mediatek,mt8188-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8188-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Hui Liu <hui.liu@mediatek.com> 17 const: mediatek,mt8188-pinctrl 19 gpio-controller: true 21 '#gpio-cells': 25 are defined in <dt-bindings/gpio/gpio.h>. 28 gpio-ranges: [all …]
|
| H A D | nvidia,tegra20-pinmux.txt | 4 - compatible: "nvidia,tegra20-pinmux" 5 - reg: Should contain the register physical address and length for each of 6 the tri-state, mux, pull-up/down, and pad control register sets. 8 Please refer to pinctrl-bindings.txt in this directory for details of the 16 parameters, such as pull-up, tristate, drive strength, etc. 30 Required subnode-properties: 31 - nvidia,pins : An array of strings. Each string contains the name of a pin or 34 Optional subnode-properties: 35 - nvidia,function: A string containing the name of the function to mux to the 38 - nvidia,pull: Integer, representing the pull-down/up to apply to the pin. [all …]
|
| H A D | pinctrl-mt8183.txt | 6 - compatible: value should be one of the following. 7 "mediatek,mt8183-pinctrl", compatible with mt8183 pinctrl. 8 - gpio-controller : Marks the device node as a gpio controller. 9 - #gpio-cells: number of cells in GPIO specifier. Since the generic GPIO 12 - gpio-ranges : gpio valid number range. 13 - reg: physical address base for gpio base registers. There are 10 GPIO 17 - reg-names: gpio base register names. There are 10 gpio base register 20 - interrupt-controller: Marks the device node as an interrupt controller 21 - #interrupt-cells: Should be two. 22 - interrupts : The interrupt outputs to sysirq. [all …]
|
| H A D | mediatek,mt8186-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8186-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Sean Wang <sean.wang@mediatek.com> 17 const: mediatek,mt8186-pinctrl 19 gpio-controller: true 21 '#gpio-cells': 28 gpio-ranges: 31 gpio-line-names: true [all …]
|