| /linux/Documentation/devicetree/bindings/memory-controllers/ |
| H A D | mvebu-devbus.txt | 9 - compatible: Armada 370/XP SoC are supported using the 10 "marvell,mvebu-devbus" compatible string. 13 "marvell,orion-devbus" compatible string. 15 - reg: A resource specifier for the register space. 20 - #address-cells: Must be set to 1 21 - #size-cells: Must be set to 1 22 - ranges: Must be set up to reflect the memory layout with four 23 integer values for each chip-select line in use: 28 - devbus,keep-config This property can optionally be used to keep 37 - devbus,turn-off-ps: Defines the time during which the controller does not [all …]
|
| /linux/arch/arm/boot/dts/st/ |
| H A D | stm32mp15xx-dhcor-drc-compact.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 21 stdout-path = "serial0:115200n8"; 25 compatible = "gpio-leds"; 29 default-state = "off"; 35 default-state = "off"; 40 compatible = "regulator-fixed"; 41 regulator-name = "vio"; 42 regulator-min-microvolt = <3300000>; 43 regulator-max-microvolt = <3300000>; 45 regulator-always-on; [all …]
|
| /linux/arch/sparc/lib/ |
| H A D | PeeCeeI.c | 1 // SPDX-License-Identifier: GPL-2.0 18 while (count--) in outsb() 27 while (count--) { in outsw() 45 while (count--) { in outsl() 51 /* 2-byte alignment */ in outsl() 52 while (count--) { in outsl() 60 /* Hold three bytes in l each time, grab a byte from l2 */ in outsl() 64 while (count--) { in outsl() 73 /* Hold a byte in l each time, grab 3 bytes from l2 */ in outsl() 76 while (count--) { in outsl() [all …]
|
| /linux/arch/arm/boot/dts/marvell/ |
| H A D | armada-xp-crs328-4c-20s-4s.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for CRS328-4C-20S-4S+ board 8 * Based on armada-xp-db.dts 13 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 20 /dts-v1/; 21 #include "armada-xp-98dx3236.dtsi" 24 model = "CRS328-4C-20S-4S+"; 25 compatible = "mikrotik,crs328-4c-20s-4s", "marvell,armadaxp-98dx3236", "marvell,armada-370-xp"; 38 arm,parity-enable; 39 marvell,ecc-enable; [all …]
|
| H A D | armada-xp-crs305-1g-4s.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for CRS305-1G-4S board 8 * Based on armada-xp-db.dts 13 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 20 /dts-v1/; 21 #include "armada-xp-98dx3236.dtsi" 24 model = "CRS305-1G-4S+"; 25 compatible = "mikrotik,crs305-1g-4s", "marvell,armadaxp-98dx3236", "marvell,armada-370-xp"; 38 arm,parity-enable; 39 marvell,ecc-enable; [all …]
|
| H A D | armada-xp-crs326-24g-2s.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for CRS326-24G-2S board 8 * Based on armada-xp-db.dts 13 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 20 /dts-v1/; 21 #include "armada-xp-98dx3236.dtsi" 24 model = "CRS326-24G-2S+"; 25 compatible = "mikrotik,crs326-24g-2s", "marvell,armadaxp-98dx3236", "marvell,armada-370-xp"; 38 arm,parity-enable; 39 marvell,ecc-enable; [all …]
|
| H A D | armada-xp-db-xc3-24g4xg.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for DB-XC3-24G4XG board 7 * Based on armada-xp-db.dts 12 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 19 /dts-v1/; 20 #include "armada-xp-98dx3336.dtsi" 23 model = "DB-XC3-24G4XG"; 24 compatible = "marvell,db-xc3-24g4xg", "marvell,armadaxp-98dx3336", "marvell,armada-370-xp"; 37 arm,parity-enable; 38 marvell,ecc-enable; [all …]
|
| H A D | armada-xp-db-dxbc2.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for DB-DXBC2 board 7 * Based on armada-xp-db.dts 12 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 19 /dts-v1/; 20 #include "armada-xp-98dx4251.dtsi" 24 compatible = "marvell,db-dxbc2", "marvell,armadaxp-98dx4251", "marvell,armada-370-xp"; 43 devbus,bus-width = <16>; 44 devbus,turn-off-ps = <60000>; 45 devbus,badr-skew-ps = <0>; [all …]
|
| H A D | armada-xp-openblocks-ax3-4.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for OpenBlocks AX3-4 board 7 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 10 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include "armada-xp-mv78260.dtsi" 16 model = "PlatHome OpenBlocks AX3-4 board"; 17 …compatible = "plathome,openblocks-ax3-4", "marvell,armadaxp-mv78260", "marvell,armadaxp", "marvell… 20 stdout-path = "serial0:115200n8"; [all …]
|
| H A D | armada-385-atl-x530.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 (x530/AT-GS980MX) 9 /dts-v1/; 10 #include "armada-385.dtsi" 12 #include <dt-bindings/gpio/gpio.h> 15 model = "x530/AT-GS980MX"; 19 stdout-path = "serial1:115200n8"; 32 internal-regs { 34 pinctrl-names = "default"; 35 pinctrl-0 = <&i2c0_pins>; [all …]
|
| H A D | armada-xp-gp.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * (DB-MV784MP-GP) 6 * Copyright (C) 2013-2014 Marvell 9 * Gregory CLEMENT <gregory.clement@free-electrons.com> 10 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 15 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 22 /dts-v1/; 23 #include <dt-bindings/gpio/gpio.h> 24 #include "armada-xp-mv78460.dtsi" 27 model = "Marvell Armada XP Development Board DB-MV784MP-GP"; [all …]
|
| H A D | armada-xp-db.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * (DB-78460-BP) 6 * Copyright (C) 2012-2014 Marvell 9 * Gregory CLEMENT <gregory.clement@free-electrons.com> 10 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 16 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 23 /dts-v1/; 24 #include "armada-xp-mv78460.dtsi" 28 …compatible = "marvell,axp-db", "marvell,armadaxp-mv78460", "marvell,armadaxp", "marvell,armada-370… 31 stdout-path = "serial0:115200n8"; [all …]
|
| /linux/Documentation/devicetree/bindings/power/reset/ |
| H A D | qcom,pshold.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bjorn Andersson <bjorn.andersson@linaro.org> 13 A power supply hold (ps-hold) bit is set to power the Qualcomm chipsets. 25 - compatible 26 - reg 31 - | 32 reset-controller@fc4ab000 {
|
| /linux/kernel/futex/ |
| H A D | pi.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 17 if (likely(current->pi_state_cache)) in refill_pi_state_cache() 23 return -ENOMEM; in refill_pi_state_cache() 25 INIT_LIST_HEAD(&pi_state->list); in refill_pi_state_cache() 27 pi_state->owner = NULL; in refill_pi_state_cache() 28 refcount_set(&pi_state->refcoun in refill_pi_state_cache() 205 attach_to_pi_state(u32 __user * uaddr,u32 uval,struct futex_pi_state * pi_state,struct futex_pi_state ** ps) attach_to_pi_state() argument 378 __attach_to_pi_owner(struct task_struct * p,union futex_key * key,struct futex_pi_state ** ps) __attach_to_pi_owner() argument 412 attach_to_pi_owner(u32 __user * uaddr,u32 uval,union futex_key * key,struct futex_pi_state ** ps,struct task_struct ** exiting) attach_to_pi_owner() argument 517 futex_lock_pi_atomic(u32 __user * uaddr,struct futex_hash_bucket * hb,union futex_key * key,struct futex_pi_state ** ps,struct task_struct * task,struct task_struct ** exiting,int set_waiters) futex_lock_pi_atomic() argument [all...] |
| /linux/drivers/memory/ |
| H A D | mvebu-devbus.c | 1 // SPDX-License-Identifier: GPL-2.0-only 6 * Copyright (C) 2013-2014 Marvell 96 dev_err(devbus->dev, "%pOF has no '%s' property\n", in get_timing_param_ps() 101 *ticks = (time_ps + devbus->tick_ps - 1) / devbus->tick_ps; in get_timing_param_ps() 103 dev_dbg(devbus->dev, "%s: %u ps -> 0x%x\n", in get_timing_param_ps() 115 err = of_property_read_u32(node, "devbus,bus-width", &r->bus_width); in devbus_get_timing_params() 117 dev_err(devbus->dev, in devbus_get_timing_params() 118 "%pOF has no 'devbus,bus-width' property\n", in devbus_get_timing_params() 127 if (r->bus_width == 8) { in devbus_get_timing_params() 128 r->bus_width = 0; in devbus_get_timing_params() [all …]
|
| /linux/include/linux/ |
| H A D | energy_model.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 15 * struct em_perf_state - Performance state of a performance domain 43 * struct em_perf_table - Performance states table 55 * struct em_perf_domain - Performance domain 68 * must have the same micro-architecture. Performance domains often have 69 * a 1-to-1 mapping with CPUFreq policies. In case of other devices the @cpus 84 * EM_PERF_DOMAIN_MICROWATTS: The power values are in micro-Watts or some 97 #define em_span_cpus(em) (to_cpumask((em)->cpus)) 98 #define em_is_artificial(em) ((em)->flags & EM_PERF_DOMAIN_ARTIFICIAL) 102 * The max power value in micro-Watts. The limit of 64 Watts is set as [all …]
|
| /linux/drivers/net/fddi/skfp/ |
| H A D | cfm.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 43 #define GO_STATE(x) (smc->mib.fddiSMTCF_State = (x)|AFLAG) 44 #define ACTIONS_DONE() (smc->mib.fddiSMTCF_State &= ~AFLAG) 97 smc->mib.fddiSMTCF_State = ACTIONS(SC0_ISOLATED) ; in cfm_init() 98 smc->r.rm_join = 0 ; in cfm_init() 99 smc->r.rm_loop = 0 ; in cfm_init() 100 smc->y[PA].scrub = 0 ; in cfm_init() 101 smc->y[PB].scrub = 0 ; in cfm_init() 102 smc->y[PA].cem_pst = CEM_PST_DOWN ; in cfm_init() 103 smc->y[PB].cem_pst = CEM_PST_DOWN ; in cfm_init() [all …]
|
| /linux/drivers/md/ |
| H A D | dm-snap-persistent.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2001-2002 Sistina Software (UK) Limited. 4 * Copyright (C) 2006-2008 Red Hat GmbH 9 #include "dm-exception-store.h" 17 #include <linux/dm-io.h> 18 #include <linux/dm-bufio.h> 26 *--------------------------------------------------------------- 29 *--------------------------------------------------------------- 50 * All on disk structures are in little-endian format. The end 57 * Magic for persistent snapshots: "SnAp" - Feeble isn't it. [all …]
|
| /linux/drivers/infiniband/hw/hfi1/ |
| H A D | verbs.h | 1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */ 3 * Copyright(c) 2015 - 2018 Intel Corporation. 173 #define HFI1_QP_WQE_INVALID ((u32)-1) 186 * This structure is used to hold commonly lookedup and computed values during 221 stats->n_bytes += tlen; in inc_opstats() 222 stats->n_packets++; in inc_opstats() 278 return priv->owner; in iowait_to_qp() 314 return (((int)a) - ((int)b)) << PSN_SHIFT; in cmp_psn() 330 return (((int)a - (int)b) << PSN_SHIFT) >> PSN_SHIFT; in delta_psn() 335 return &((struct hfi1_swqe_priv *)wqe->priv)->tid_req; in wqe_to_tid_req() [all …]
|
| H A D | tid_rdma.c | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 3 * Copyright(c) 2018 - 2020 Intel Corporation. 18 * This is an end-to-end protocol at the hfi1 level between two nodes that 24 * -- The total data length should be greater than 256K; 25 * -- The total data length should be a multiple of 4K page size; 26 * -- Each local scatter-gather entry should be 4K page aligned; 27 * -- Each local scatter-gather entry should be a multiple of 4K page size; 56 #define HFI1_KERNEL_MAX_JKEY (2 * HFI1_ADMIN_JKEY_RANGE - 1) 97 * N - the context Number 98 * K - the Kdeth_qp [all …]
|
| /linux/drivers/usb/host/ |
| H A D | ehci-sched.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright (c) 2001-2004 by David Brownell 4 * Copyright (c) 2003 Michal Sojka, for high-speed iso transfers 7 /* this file is part of ehci-hcd.c */ 9 /*-------------------------------------------------------------------------*/ 21 * pre-calculated schedule data to make appending to the queue be quick. 27 * periodic_next_shadow - return "next" pointer on shadow list 37 return &periodic->qh->qh_next; in periodic_next_shadow() 39 return &periodic->fstn->fstn_next; in periodic_next_shadow() 41 return &periodic->itd->itd_next; in periodic_next_shadow() [all …]
|
| /linux/arch/xtensa/kernel/ |
| H A D | entry.S | 2 * Low-level exception handling 8 * Copyright (C) 2004 - 2008 by Tensilica Inc. 17 #include <asm/asm-offsets.h> 22 #include <asm/asm-uaccess.h> 29 #include <variant/tie-asm.h> 34 * 100....0 -> 1 35 * 010....0 -> 2 36 * 000....1 -> WSBITS 42 nsau \bit, \mask # 32-WSBITS ... 31 (32 iff 0) 43 addi \bit, \bit, WSBITS - 32 + 1 # uppest bit set -> return 1 [all …]
|
| /linux/drivers/net/ethernet/realtek/ |
| H A D | atp.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 12 ushort rx_status; /* Unknown bit assignments :-<. */ 34 /* The first six registers hold 116 inbyte(ioaddr + PAR_STATUS); /* Settling time delay -- needed! */ in read_byte_mode0() 117 inbyte(ioaddr + PAR_STATUS); /* Settling time delay -- needed! */ in read_byte_mode0() 130 inbyte(ioaddr + PAR_STATUS); /* Settling time delay -- needed! */ in read_byte_mode2() 166 outb(outval, port + PAR_DATA); /* Double write for PS/2. */ in write_reg() 186 outb(outval, port + PAR_DATA); /* Double write for PS/2. */ in write_reg_high() 206 outb(outval, port + PAR_DATA); /* Double write for PS/2. */ in write_reg_byte() 258 /* The EEPROM commands include the alway-set leading bit. */
|
| /linux/mm/ |
| H A D | memory-failure.c | 1 // SPDX-License-Identifier: GPL-2.0-only 7 * hardware as being corrupted usually due to a multi-bit ECC memory or cache 11 * not-yet-corrupted-by-suspicious pages without killing anything. 23 * - You know how to test it. 24 * - You have a test that can be added to mce-test 25 * https://git.kernel.org/cgit/utils/cpu/mce/mce-test.git/ 26 * - The case actually shows up as a frequent (top 10) page state in 27 * tools/mm/page-types when running a real workload. 41 #include <linux/page-flags.h> 50 #include <linux/backing-dev.h> [all …]
|
| /linux/net/mac80211/ |
| H A D | sta_info.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright 2002-2005, Instant802 Networks, Inc. 4 * Copyright 2006-2007 Jiri Benc <jbenc@suse.cz> 5 * Copyright 2013-2014 Intel Mobile Communications GmbH 6 * Copyright (C) 2015 - 2017 Intel Deutschland GmbH 7 * Copyright (C) 2018-2025 Intel Corporation 23 #include "driver-op 138 struct ps_data *ps; __cleanup_single_sta() local 1069 struct ps_data *ps; __sta_info_recalc_tim() local 1773 struct ps_data *ps; ieee80211_sta_ps_deliver_wakeup() local [all...] |