Home
last modified time | relevance | path

Searched +full:ports +full:- +full:offset2 (Results 1 – 7 of 7) sorted by relevance

/linux/arch/arm64/boot/dts/qcom/
H A Dsdm845-wcd9340.dtsi1 // SPDX-License-Identifier: GPL-2.0
13 #address-cells = <2>;
14 #size-cells = <0>;
24 slim-ifc-dev = <&wcd9340_ifd>;
26 #sound-dai-cells = <1>;
28 interrupts-extended = <&tlmm 54 IRQ_TYPE_LEVEL_HIGH>;
29 interrupt-controller;
30 #interrupt-cells = <1>;
32 clock-names = "extclk";
35 #clock-cells = <0>;
[all …]
H A Dhamoa.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmh.h>
7 #include <dt-bindings/clock/qcom,sc8280xp-lpasscc.h>
8 #include <dt-bindings/clock/qcom,sm8450-videocc.h>
9 #include <dt-bindings/clock/qcom,x1e80100-dispcc.h>
10 #include <dt-bindings/clock/qcom,x1e80100-gcc.h>
11 #include <dt-bindings/clock/qcom,x1e80100-gpucc.h>
12 #include <dt-bindings/clock/qcom,x1e80100-tcsr.h>
13 #include <dt-bindings/dma/qcom-gpi.h>
14 #include <dt-bindings/interconnect/qcom,icc.h>
[all …]
/linux/drivers/soundwire/
H A Dbus.h1 /* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
2 /* Copyright(c) 2015-17 Intel Corporation. */
17 return -ENOTSUPP; in sdw_acpi_find_slaves()
52 * struct sdw_msg - Message structure
76 * struct sdw_btp_section - Message section structure
90 * struct sdw_btp_msg - Message structure
123 * SoundWire spec has no mention of ports for Master interface but the
143 * @port_list: List of Slave Ports configured for this stream
162 * @port_list: List of Master Ports configured for this stream, can be zero.
207 params->port_num = port_num; in sdw_fill_xport_params()
[all …]
H A Dqcom.c1 // SPDX-License-Identifier: GPL-2.0
107 #define SWRM_DPn_PORT_CTRL_BANK(offset, n, m) (offset + 0x100 * (n - 1) + 0x40 * m)
108 #define SWRM_DPn_PORT_CTRL_2_BANK(offset, n, m) (offset + 0x100 * (n - 1) + 0x40 * m)
109 #define SWRM_DPn_BLOCK_CTRL_1(offset, n) (offset + 0x100 * (n - 1))
110 #define SWRM_DPn_BLOCK_CTRL2_BANK(offset, n, m) (offset + 0x100 * (n - 1) + 0x40 * m)
111 #define SWRM_DPn_PORT_HCTRL_BANK(offset, n, m) (offset + 0x100 * (n - 1) + 0x40 * m)
112 #define SWRM_DPn_BLOCK_CTRL3_BANK(offset, n, m) (offset + 0x100 * (n - 1) + 0x40 * m)
113 #define SWRM_DPn_SAMPLECTRL2_BANK(offset, n, m) (offset + 0x100 * (n - 1) + 0x40 * m)
216 /* Port numbers are 1 - 14 */
334 struct regmap *wcd_regmap = ctrl->regmap; in qcom_swrm_ahb_reg_read()
[all …]
/linux/net/netfilter/ipvs/
H A Dip_vs_core.c1 // SPDX-License-Identifier: GPL-2.0-or-later
6 * high-performance and highly available server based on a
14 * with changes/fixes from Julian Anastasov, Lars Marowsky-Bree, Horms
18 * Paul `Rusty' Russell properly handle non-linear skbs
86 #define icmp_id(icmph) (((icmph)->un).echo.id)
87 #define icmpv6_id(icmph) (icmph->icmp6_dataun.u_echo.identifier)
116 while (--rows >= 0) in ip_vs_init_hash_table()
121 * - list_bl buckets with bit lock
124 * - RCU lookup for entry can run in parallel with add/del/move operations
125 * - hash keys can be on non-contiguous memory
[all …]
/linux/drivers/pci/controller/
H A Dvmd.c1 // SPDX-License-Identifier: GPL-2.0
10 #include <linux/irqchip/irq-msi-lib.h>
15 #include <linux/pci-acpi.h>
16 #include <linux/pci-ecam.h>
56 * vendor-specific capability space
61 * Device may use MSI-X vector 0 for software triggering and will not
67 * Device can bypass remapping MSI-X transactions into its MSI-X table,
74 * Enable ASPM on the PCIE root ports and set the default LTR of the
97 * struct vmd_irq - private data to map driver IRQ to the VMD shared vector
103 * Every MSI/MSI-X IRQ requested for a device in a VMD domain will be mapped to
[all …]
/linux/drivers/net/ethernet/freescale/dpaa2/
H A Ddpaa2-eth.c1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2 /* Copyright 2014-2016 Freescale Semiconductor Inc.
3 * Copyright 2016-2022 NXP
23 #include "dpaa2-eth.h"
29 #include "dpaa2-eth-trace.h"
40 priv->features = 0; in dpaa2_eth_detect_features()
44 priv->features |= DPAA2_ETH_FEATURE_ONESTEP_CFG_DIRECT; in dpaa2_eth_detect_features()
57 if (dpni_set_single_step_cfg(priv->mc_io, 0, priv->mc_token, &cfg)) in dpaa2_update_ptp_onestep_indirect()
72 if (priv->onestep_reg_base) in dpaa2_update_ptp_onestep_direct()
73 writel(val, priv->onestep_reg_base); in dpaa2_update_ptp_onestep_direct()
[all …]