Home
last modified time | relevance | path

Searched full:plla_out0 (Results 1 – 8 of 8) sorted by relevance

/linux/sound/soc/tegra/
H A Dtegra_audio_graph_card.c104 * |--> PLLA_OUT0 in tegra_audio_graph_update_pll()
113 * Default PLLA_OUT0 rate might be too high when I/O is running in tegra_audio_graph_update_pll()
116 * and any thing higher than that won't work. Thus reduce PLLA_OUT0 in tegra_audio_graph_update_pll()
127 "Update clock rates: PLLA(= %u Hz) and PLLA_OUT0(= %u Hz)\n", in tegra_audio_graph_update_pll()
139 /* Set PLLA_OUT0 rate */ in tegra_audio_graph_update_pll()
143 "Can't set plla_out0 rate %u, err: %d\n", in tegra_audio_graph_update_pll()
184 priv->clk_plla_out0 = devm_clk_get(card->dev, "plla_out0"); in tegra_audio_graph_card_probe()
186 dev_err(card->dev, "Can't retrieve clk plla_out0\n"); in tegra_audio_graph_card_probe()
220 /* PLLA_OUT0 */
229 /* PLLA_OUT0 */
/linux/Documentation/devicetree/bindings/sound/
H A Dnvidia,tegra-audio-graph-card.yaml34 - const: plla_out0
78 clock-names = "pll_a", "plla_out0";
/linux/drivers/clk/tegra/
H A Dclk-tegra-audio.c190 /* PLLA_OUT0 */ in tegra_audio_clk_init()
H A Dclk-tegra20.c682 /* PLLA_OUT0 */ in tegra20_pll_init()
/linux/arch/arm64/boot/dts/nvidia/
H A Dtegra210.dtsi2042 clock-names = "pll_a", "plla_out0";
H A Dtegra186.dtsi2061 clock-names = "pll_a", "plla_out0";
H A Dtegra194.dtsi3124 clock-names = "pll_a", "plla_out0";
H A Dtegra234.dtsi5761 clock-names = "pll_a", "plla_out0";