Searched full:pll_ref_clk (Results 1 – 7 of 7) sorted by relevance
| /linux/drivers/phy/cadence/ |
| H A D | cdns-dphy.c | 104 struct clk *pll_ref_clk; member
121 unsigned long pll_ref_hz = clk_get_rate(dphy->pll_ref_clk); in cdns_dphy_get_pll_cfg()
378 clk_prepare_enable(dphy->pll_ref_clk); in cdns_dphy_power_on()
438 clk_disable_unprepare(dphy->pll_ref_clk); in cdns_dphy_power_on()
449 clk_disable_unprepare(dphy->pll_ref_clk); in cdns_dphy_power_off()
491 dphy->pll_ref_clk = devm_clk_get(&pdev->dev, "pll_ref"); in cdns_dphy_probe()
492 if (IS_ERR(dphy->pll_ref_clk)) in cdns_dphy_probe()
493 return PTR_ERR(dphy->pll_ref_clk); in cdns_dphy_probe()
|
| /linux/drivers/clk/ |
| H A D | clk-tps68470.c | 48 * PLL_REF_CLK should be as close as possible to 100kHz
49 * PLL_REF_CLK = input clk / XTALDIV[7:0] + 30)
51 * PLL_VCO_CLK = (PLL_REF_CLK * (plldiv*2 + 320))
|
| /linux/Documentation/devicetree/bindings/phy/ |
| H A D | cdns,dphy.yaml | 53 clocks = <&psm_clk>, <&pll_ref_clk>;
|
| /linux/Documentation/devicetree/bindings/pinctrl/ |
| H A D | qcom,sdx75-tlmm.yaml | 78 pll_clk_aux, pll_ref_clk, pri_mi2s, prng_rosc, qdss_cti, qdss_gpio,
|
| /linux/drivers/crypto/cavium/nitrox/ |
| H A D | nitrox_hal.c | 8 #define PLL_REF_CLK 50 macro
620 ndev->hw.freq = (rst_boot.pnr_mul + 3) * PLL_REF_CLK; in nitrox_get_hwinfo()
|
| /linux/drivers/phy/xilinx/ |
| H A D | phy-zynqmp.c | 186 * @pll_ref_clk: value to be written to register for corresponding ref clk rate
192 u8 pll_ref_clk; member
436 PLL_FREQ_MASK, ssc->pll_ref_clk); in xpsgtr_configure_pll()
|
| /linux/drivers/accel/habanalabs/goya/ |
| H A D | goya.c | 775 freq = PLL_REF_CLK; in goya_fetch_psoc_frequency()
777 freq = PLL_REF_CLK / (div_fctr + 1); in goya_fetch_psoc_frequency()
780 pll_clk = PLL_REF_CLK * (nf + 1) / in goya_fetch_psoc_frequency()
|