Home
last modified time | relevance | path

Searched full:pll_e (Results 1 – 13 of 13) sorted by relevance

/linux/Documentation/devicetree/bindings/usb/
H A Dnvidia,tegra186-xusb.yaml57 - const: pll_e
156 "pll_u_480m", "clk_m", "pll_e";
H A Dnvidia,tegra194-xusb.yaml57 - const: pll_e
160 "pll_e";
H A Dnvidia,tegra124-xusb.yaml71 - const: pll_e
183 "clk_m", "pll_e";
H A Dnvidia,tegra234-xusb.yaml87 - const: pll_e
172 "pll_e";
/linux/Documentation/devicetree/bindings/pci/
H A Dnvidia,tegra20-pcie.txt59 - pll_e
194 clock-names = "pex", "afi", "pll_e";
299 clock-names = "pex", "afi", "pll_e", "cml";
403 clock-names = "pex", "afi", "pll_e", "cml";
499 clock-names = "pex", "afi", "pll_e", "cml";
597 clock-names = "afi", "pex", "pll_e";
/linux/include/dt-bindings/clock/
H A Dsunplus,sp7021-clkc.h77 #define PLL_E 65 macro
/linux/drivers/clk/
H A Dclk-sp7021.c631 hws[PLL_E] = sp_pll_register(dev, "plle", &pd_ext, PLLE_CTL, in sp7021_clk_probe()
633 if (IS_ERR(hws[PLL_E])) in sp7021_clk_probe()
634 return PTR_ERR(hws[PLL_E]); in sp7021_clk_probe()
635 pd_e.hw = hws[PLL_E]; in sp7021_clk_probe()
/linux/drivers/clk/tegra/
H A Dclk-tegra124.c1058 clk = clk_register_gate(NULL, "cml0", "pll_e", 0, clk_base + PLLE_AUX, in tegra124_periph_clk_init()
1064 clk = clk_register_gate(NULL, "cml1", "pll_e", 0, clk_base + PLLE_AUX, in tegra124_periph_clk_init()
1203 clk = tegra_clk_register_plle_tegra114("pll_e", "pll_ref", in tegra124_pll_init()
1205 clk_register_clkdev(clk, "pll_e", NULL); in tegra124_pll_init()
H A Dclk-tegra210.c3144 clk = clk_register_gate(NULL, "cml0", "pll_e", 0, clk_base + PLLE_AUX, in tegra210_periph_clk_init()
3150 clk = clk_register_gate(NULL, "cml1", "pll_e", 0, clk_base + PLLE_AUX, in tegra210_periph_clk_init()
3357 clk = tegra_clk_register_plle_tegra210("pll_e", "pll_ref", in tegra210_pll_init()
3359 clk_register_clkdev(clk, "pll_e", NULL); in tegra210_pll_init()
H A Dclk-tegra-periph.c447 "pll_p", "clk_m", "clk_32k", "pll_e"
H A Dclk-pll.c1868 WARN(1, "pll_e enabled with unsupported parent %s\n", in _clk_plle_tegra_init_parent()
/linux/arch/arm64/boot/dts/nvidia/
H A Dtegra132.dtsi48 clock-names = "pex", "afi", "pll_e", "cml";
682 "pll_u_480m", "clk_m", "pll_e";
/linux/arch/arm/boot/dts/nvidia/
H A Dtegra124.dtsi53 clock-names = "pex", "afi", "pll_e", "cml";
824 "pll_u_480m", "clk_m", "pll_e";