platform\-pll\-div2 (full) in projects: freebsd

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched +full:platform +full:- +full:pll +full:- +full:div2 (Results 1 – 4 of 4) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/clock/
H A D	qoriq-clock.txt	`5 multiple phase locked loops (PLL) to create a variety of frequencies 14 --------------- ------------- 21 - compatible: Should contain a chip-specific clock block compatible 22 string and (if applicable) may contain a chassis-version clock 25 Chip-specific strings are of the form "fsl,<chip>-clockgen", such as: 26 * "fsl,p2041-clockgen" 27 * "fsl,p3041-clockgen" 28 * "fsl,p4080-clockgen" 29 * "fsl,p5020-clockgen" 30 * "fsl,p5040-clockgen" [all …]`
H A D	fsl,qoriq-clock.yaml	`1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/fsl,qoriq-clock.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Frank Li <Frank.Li@nxp.com> 15 multiple phase locked loops (PLL) to create a variety of frequencies 24 --------------- ------------- 36 - items: 37 - enum: 38 - fsl,p2041-clockgen [all …]`
/freebsd/sys/contrib/device-tree/Bindings/soc/fsl/
H A D	qman.txt	`3 Copyright (C) 2008 - 2014 Freescale Semiconductor Inc. 7 - QMan Node 8 - QMan Private Memory Nodes 9 - Example 13 The Queue Manager is part of the Data-Path Acceleration Architecture (DPAA). QMan 16 flow-level queuing, is also responsible for congestion management functions such 22 - compatible 26 May include "fsl,<SoC>-qman" 28 - reg 30 Value type: <prop-encoded-array> [all …]`
/freebsd/sys/dev/qlnx/qlnxe/
H A D	reg_addr.h	2 * Copyright (c) 2017-2018 Cavium, Inc. 78 …- For ending "endless completion". 0 - When receiving a completion timeout while receiving a compl… 79 … DataWidth:0x4 // 0 - TXCPL sync fifo pop underflow 1 - TXR sync fifo pop underflow 2 - TXW hea… 80 …s:R DataWidth:0x6 // 0 - RX target read and config sync fifo push overflow 1 - RX header syn… 81 …ataWidth:0x14 // 4:0 - TXCPL sync fifo pop status 9:5 - TXR sync fifo pop status 14:10 - TXW hea… 88 …ffff<<0) // Vendor ID. PCI-SIG assigned Manufacturer Identifier. Note: The access attributes of … 90 …ce Identifier. Note: The access attributes of this field are as follows: - Dbi: if (DBI_RO_WR_E… 116 … (0x1<<9) // Fast back-to-back transaction ena… 128 … (0x1<<23) // Fast back-to-back capable. Not ap… 145 …l has_io_bar=0. Note: The access attributes of this field are as follows: - Dbi: if (DBI_RO_WR_E… [all …]