Home
last modified time | relevance | path

Searched +full:pic32mzda +full:- +full:clk (Results 1 – 5 of 5) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dmicrochip,pic32mzda-clk.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/microchip,pic32mzda-clk.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Microchip PIC32MZDA Clock Controller
10 - Purna Chandra Mandal <purna.mandal@microchip.com>
18 const: microchip,pic32mzda-clk
23 '#clock-cells':
26 microchip,pic32mzda-sosc:
31 - compatible
[all …]
H A Dmicrochip,pic32.txt2 ----------------------------------------
7 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
10 - compatible: shall be "microchip,pic32mzda-clk".
11 - reg: shall contain base address and length of clock registers.
12 - #clock-cells: shall be 1.
15 - microchip,pic32mzda-sosc: shall be added only if platform has
19 rootclk: clock-controller@1f801200 {
20 compatible = "microchip,pic32mzda-clk";
22 #clock-cells = <1>;
24 microchip,pic32mzda-sosc;
[all …]
/freebsd/sys/contrib/device-tree/src/mips/pic32/
H A Dpic32mzda.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
5 #include <dt-bindings/clock/microchip,pic32-clock.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
9 #address-cells = <1>;
10 #size-cells = <1>;
11 interrupt-parent = <&evic>;
33 #address-cells = <1>;
34 #size-cells = <0>;
43 compatible = "microchip,pic32mzda-infra";
49 #clock-cells = <0>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/watchdog/
H A Dmicrochip,pic32-wdt.txt7 - compatible: must be "microchip,pic32mzda-wdt".
8 - reg: physical base address of the controller and length of memory mapped
10 - clocks: phandle of source clk. Should be <&rootclk LPRCCLK>.
15 compatible = "microchip,pic32mzda-wdt";
H A Dmicrochip,pic32-dmt.txt4 malfunction. It is a free-running instruction fetch timer, which is clocked
8 - compatible: must be "microchip,pic32mzda-dmt".
9 - reg: physical base address of the controller and length of memory mapped
11 - clocks: phandle of source clk. Should be <&rootclk PB7CLK>.
16 compatible = "microchip,pic32mzda-dmt";